Home
last modified time | relevance | path

Searched +full:pll +full:- +full:clock +full:- +full:names (Results 1 – 25 of 262) sorted by relevance

1234567891011

/Zephyr-latest/dts/bindings/i2s/
Dnxp,mcux-i2s.yaml2 # SPDX-License-Identifier: Apache-2.0
4 description: NXP mcux SAI-I2S controller
6 compatible: "nxp,mcux-i2s"
8 include: [i2s-controller.yaml, pinctrl-device.yaml]
17 dma-names:
20 nxp,tx-dma-channel:
25 nxp,rx-dma-channel:
30 nxp,tx-sync-mode:
34 nxp,rx-sync-mode:
38 pre-div:
[all …]
/Zephyr-latest/dts/arm/renesas/ra/ra8/
Dr7fa8m1xh.dtsi4 * SPDX-License-Identifier: Apache-2.0
8 #include <zephyr/dt-bindings/clock/ra_clock.h>
12 #address-cells = <1>;
13 #size-cells = <1>;
15 xtal: clock-main-osc {
16 compatible = "renesas,ra-cgc-external-clock";
17 clock-frequency = <DT_FREQ_M(20)>;
18 #clock-cells = <0>;
22 hoco: clock-hoco {
23 compatible = "fixed-clock";
[all …]
Dr7fa8d1xh.dtsi4 * SPDX-License-Identifier: Apache-2.0
8 #include <zephyr/dt-bindings/clock/ra_clock.h>
12 sdram: sdram-controller@40002000 {
13 compatible = "renesas,ra-sdram";
14 #address-cells = <1>;
15 #size-cells = <0>;
20 lcdif: display-controller@40342000 {
21 compatible = "renesas,ra-glcdc";
25 interrupt-names = "line";
30 compatible = "renesas,ra-mipi-dsi";
[all …]
Dr7fa8t1xh.dtsi4 * SPDX-License-Identifier: Apache-2.0
8 #include <zephyr/dt-bindings/clock/ra_clock.h>
12 #address-cells = <1>;
13 #size-cells = <1>;
15 xtal: clock-main-osc {
16 compatible = "renesas,ra-cgc-external-clock";
17 clock-frequency = <DT_FREQ_M(24)>;
18 #clock-cells = <0>;
22 hoco: clock-hoco {
23 compatible = "fixed-clock";
[all …]
/Zephyr-latest/boards/google/dragonclaw/
Dgoogle_dragonclaw.dts4 * SPDX-License-Identifier: Apache-2.0
7 /dts-v1/;
10 #include <st/f4/stm32f412c(e-g)ux-pinctrl.dtsi>
14 compatible = "google,dragonclaw-fpmcu";
18 zephyr,shell-uart = &usart2;
21 zephyr,flash-controller = &flash;
26 /* HSI clock frequency is 16MHz */
31 /* LSI clock frequency is 32768kHz */
35 &pll {
36 div-m = <8>;
[all …]
/Zephyr-latest/dts/arm/renesas/ra/ra4/
Dr7fa4m2ax.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <arm/renesas/ra/ra4/ra4-cm33-common.dtsi>
8 #include <zephyr/dt-bindings/clock/ra_clock.h>
9 #include <zephyr/dt-bindings/pwm/ra_pwm.h>
11 /delete-node/ &spi1;
13 /delete-node/ &adc1;
18 compatible = "mmio-sram";
23 compatible = "renesas,ra-gpio-ioport";
26 gpio-controller;
27 #gpio-cells = <2>;
[all …]
Dr7fa4e2b93cfm.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <zephyr/dt-bindings/clock/ra_clock.h>
8 #include <arm/renesas/ra/ra4/ra4-cm33-common.dtsi>
10 /delete-node/ &agt0;
11 /delete-node/ &agt1;
12 /delete-node/ &agt2;
13 /delete-node/ &agt3;
14 /delete-node/ &agt4;
15 /delete-node/ &agt5;
16 /delete-node/ &iic0;
[all …]
Dr7fa4w1ad2cng.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <zephyr/dt-bindings/clock/ra_clock.h>
8 #include <arm/renesas/ra/ra4/ra4-cm4-common.dtsi>
9 #include <zephyr/dt-bindings/pwm/ra_pwm.h>
11 /delete-node/ &adc1;
16 compatible = "mmio-sram";
20 flash-controller@407e0000 {
22 compatible = "soc-nv-flash";
28 compatible = "renesas,ra-sci";
30 interrupt-names = "rxi", "txi", "tei", "eri";
[all …]
Dr7fa4m3ax.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <arm/renesas/ra/ra4/ra4-cm33-common.dtsi>
8 #include <zephyr/dt-bindings/clock/ra_clock.h>
9 #include <zephyr/dt-bindings/pwm/ra_pwm.h>
11 /delete-node/ &spi1;
16 compatible = "mmio-sram";
21 compatible = "renesas,ra-gpio-ioport";
24 gpio-controller;
25 #gpio-cells = <2>;
31 compatible = "renesas,ra-gpio-ioport";
[all …]
/Zephyr-latest/dts/arm/renesas/ra/ra6/
Dr7fa6m1ad3cfp.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <zephyr/dt-bindings/clock/ra_clock.h>
8 #include <arm/renesas/ra/ra6/ra6-cm4-common.dtsi>
13 compatible = "mmio-sram";
17 flash-controller@407e0000 {
19 #address-cells = <1>;
20 #size-cells = <1>;
23 compatible = "soc-nv-flash";
29 compatible = "renesas,ra-sce7-rng";
34 channel-count = <11>;
[all …]
Dr7fa6e2bx.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <arm/renesas/ra/ra6/ra6-cm33-common.dtsi>
8 #include <zephyr/dt-bindings/clock/ra_clock.h>
10 /delete-node/ &agt0;
11 /delete-node/ &agt1;
12 /delete-node/ &agt2;
13 /delete-node/ &agt3;
14 /delete-node/ &agt4;
15 /delete-node/ &agt5;
16 #include <zephyr/dt-bindings/pwm/ra_pwm.h>
[all …]
Dr7fa6e10x.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <arm/renesas/ra/ra6/ra6-cm33-common.dtsi>
8 #include <zephyr/dt-bindings/clock/ra_clock.h>
9 #include <zephyr/dt-bindings/pwm/ra_pwm.h>
11 /delete-node/ &adc1;
16 compatible = "mmio-sram";
21 compatible = "renesas,ra-gpio-ioport";
24 gpio-controller;
25 #gpio-cells = <2>;
31 compatible = "renesas,ra-gpio-ioport";
[all …]
Dr7fa6m2ax.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <arm/renesas/ra/ra6/ra6-cm4-common.dtsi>
8 #include <zephyr/dt-bindings/clock/ra_clock.h>
9 #include <zephyr/dt-bindings/pwm/ra_pwm.h>
14 compatible = "mmio-sram";
19 compatible = "renesas,ra-sci";
21 interrupt-names = "rxi", "txi", "tei", "eri";
26 compatible = "renesas,ra-sci-uart";
33 compatible = "renesas,ra-sci";
35 interrupt-names = "rxi", "txi", "tei", "eri";
[all …]
Dr7fa6m3ax.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <arm/renesas/ra/ra6/ra6-cm4-common.dtsi>
8 #include <zephyr/dt-bindings/clock/ra_clock.h>
9 #include <zephyr/dt-bindings/pwm/ra_pwm.h>
14 compatible = "mmio-sram";
19 compatible = "renesas,ra-gpio-ioport";
22 gpio-controller;
23 #gpio-cells = <2>;
29 compatible = "renesas,ra-gpio-ioport";
32 gpio-controller;
[all …]
/Zephyr-latest/boards/others/stm32_min_dev/
Dstm32_min_dev.dts4 * SPDX-License-Identifier: Apache-2.0
7 /dts-v1/;
9 #include <st/f1/stm32f103r(8-b)tx-pinctrl.dtsi>
17 zephyr,shell-uart = &usart1;
18 zephyr,osdp-uart = &usart2;
24 compatible = "gpio-leds";
37 clock-frequency = <DT_FREQ_M(8)>;
41 &pll {
48 clocks = <&pll>;
49 clock-frequency = <DT_FREQ_M(72)>;
[all …]
/Zephyr-latest/boards/olimex/stm32_h103/
Dolimex_stm32_h103.dts2 * SPDX-License-Identifier: Apache-2.0
6 /dts-v1/;
8 #include <st/f1/stm32f103r(8-b)tx-pinctrl.dtsi>
9 #include <zephyr/dt-bindings/input/input-event-codes.h>
12 model = "Olimex STM32-H103 board";
13 compatible = "olimex,stm32-h103";
17 zephyr,shell-uart = &usart2;
23 compatible = "gpio-leds";
31 compatible = "gpio-keys";
47 clock-frequency = <DT_FREQ_M(8)>;
[all …]
/Zephyr-latest/boards/makerbase/mks_canable_v20/
Dmks_canable_v20.dts3 * SPDX-License-Identifier: Apache-2.0
6 /dts-v1/;
8 #include <st/g4/stm32g431c(6-8-b)tx-pinctrl.dtsi>
12 compatible = "makerbase,mks-canable-v20";
26 compatible = "gpio-leds";
29 label = "blue-status D2";
33 label = "green-word D3";
39 /* Internal 16 MHz clock used to drive PLL */
44 /* Internal 48 MHz clock used to drive USB */
48 /* Adjust the pll for a SYSTEM Clock of 160 MHz */
[all …]
/Zephyr-latest/boards/st/nucleo_g031k8/
Dnucleo_g031k8.dts4 * SPDX-License-Identifier: Apache-2.0
7 /dts-v1/;
9 #include <st/g0/stm32g031k(4-6-8)tx-pinctrl.dtsi>
13 model = "STMicroelectronics STM32G031K8-NUCLEO board";
14 compatible = "st,stm32g031k8-nucleo";
18 zephyr,shell-uart = &usart2;
24 compatible = "gpio-leds";
40 &pll {
41 div-m = <1>;
42 mul-n = <8>;
[all …]
/Zephyr-latest/boards/st/nucleo_f411re/
Dnucleo_f411re.dts4 * SPDX-License-Identifier: Apache-2.0
7 /dts-v1/;
9 #include <st/f4/stm32f411r(c-e)tx-pinctrl.dtsi>
12 #include <zephyr/dt-bindings/input/input-event-codes.h>
15 model = "STMicroelectronics STM32F411RE-NUCLEO board";
16 compatible = "st,stm32f411re-nucleo";
20 zephyr,shell-uart = &usart2;
26 compatible = "gpio-leds";
34 compatible = "gpio-keys";
53 hse-bypass;
[all …]
/Zephyr-latest/boards/st/nucleo_f070rb/
Dnucleo_f070rb.dts5 * SPDX-License-Identifier: Apache-2.0
8 /dts-v1/;
10 #include <st/f0/stm32f070rbtx-pinctrl.dtsi>
13 #include <zephyr/dt-bindings/input/input-event-codes.h>
16 model = "STMicroelectronics NUCLEO-F070RB board";
17 compatible = "st,stm32f070rb-nucleo";
21 zephyr,shell-uart = &usart2;
27 compatible = "gpio-leds";
35 compatible = "gpio-keys";
47 die-temp0 = &die_temp;
[all …]
/Zephyr-latest/dts/arm/st/f1/
Dstm32f105.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <zephyr/dt-bindings/clock/stm32f10x_clock.h>
12 /delete-node/ pll;
14 pll: pll { label
15 #clock-cells = <0>;
16 compatible = "st,stm32f105-pll-clock";
21 #clock-cells = <0>;
22 compatible = "st,stm32f105-pll2-clock";
29 compatible = "st,stm32f105", "st,stm32f1", "simple-bus";
31 flash-controller@40022000 {
[all …]
/Zephyr-latest/boards/st/nucleo_f302r8/
Dnucleo_f302r8.dts4 * SPDX-License-Identifier: Apache-2.0
7 /dts-v1/;
9 #include <st/f3/stm32f302r(6-8)tx-pinctrl.dtsi>
12 #include <zephyr/dt-bindings/input/input-event-codes.h>
15 model = "STMicroelectronics STM32F302R8-NUCLEO board";
16 compatible = "st,stm32f302r8-nucleo";
20 zephyr,shell-uart = &usart2;
26 compatible = "gpio-leds";
34 compatible = "gpio-keys";
45 volt-sensor0 = &vref;
[all …]
/Zephyr-latest/boards/others/stm32f103_mini/
Dstm32f103_mini.dts4 * SPDX-License-Identifier: Apache-2.0
7 /dts-v1/;
9 #include <st/f1/stm32f103r(c-d-e)tx-pinctrl.dtsi>
17 zephyr,shell-uart = &usart1;
23 compatible = "gpio-leds";
33 die-temp0 = &die_temp;
42 clock-frequency = <DT_FREQ_M(8)>;
46 &pll {
53 clocks = <&pll>;
54 clock-frequency = <DT_FREQ_M(72)>;
[all …]
/Zephyr-latest/boards/st/stm32f413h_disco/
Dstm32f413h_disco.dts4 * SPDX-License-Identifier: Apache-2.0
7 /dts-v1/;
9 #include <st/f4/stm32f413z(g-h)tx-pinctrl.dtsi>
11 #include <zephyr/dt-bindings/input/input-event-codes.h>
14 model = "STMicroelectronics STM32F413H-DISCO board";
15 compatible = "st,stm32f413h-disco";
19 zephyr,shell-uart = &usart6;
25 compatible = "gpio-leds";
48 hse-bypass;
49 clock-frequency = <DT_FREQ_M(8)>; /* STLink 8MHz clock */
[all …]
/Zephyr-latest/boards/st/stm32vl_disco/
Dstm32vl_disco.dts4 * SPDX-License-Identifier: Apache-2.0
7 /dts-v1/;
9 #include <st/f1/stm32f100r(8-b)tx-pinctrl.dtsi>
10 #include <zephyr/dt-bindings/input/input-event-codes.h>
18 zephyr,shell-uart = &usart1;
24 compatible = "gpio-leds";
36 compatible = "gpio-keys";
55 &pll {
63 clocks = <&pll>;
64 clock-frequency = <DT_FREQ_M(24)>;
[all …]

1234567891011