Home
last modified time | relevance | path

Searched refs:DMA_IFCR_CTEIF5 (Results 1 – 25 of 158) sorted by relevance

1234567

/hal_stm32-3.5.0/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_ll_dma.h170 #define LL_DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5 /*!< Channel 5 transfer error flag …
1715 WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF5); in LL_DMA_ClearFlag_TE5()
/hal_stm32-3.5.0/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_dma.h192 #define LL_DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5 /*!< Channel 5 transfer error flag …
1882 WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF5); in LL_DMA_ClearFlag_TE5()
/hal_stm32-3.5.0/stm32cube/stm32wbxx/drivers/include/
Dstm32wbxx_ll_dma.h186 #define LL_DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5 /*!< Channel 5 transfer error flag …
1918 WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF5); in LL_DMA_ClearFlag_TE5()
/hal_stm32-3.5.0/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_dma.h170 #define LL_DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5 /*!< Channel 5 transfer error flag …
1751 WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF5); in LL_DMA_ClearFlag_TE5()
/hal_stm32-3.5.0/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_ll_dma.h171 #define LL_DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5 /*!< Channel 5 transfer error flag …
1752 SET_BIT(DMAx->IFCR, DMA_IFCR_CTEIF5); in LL_DMA_ClearFlag_TE5()
/hal_stm32-3.5.0/stm32cube/stm32g0xx/drivers/include/
Dstm32g0xx_ll_dma.h187 #define LL_DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5 /*!< Channel 5 transfer error flag …
2015 WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF5); in LL_DMA_ClearFlag_TE5()
/hal_stm32-3.5.0/stm32cube/stm32wlxx/drivers/include/
Dstm32wlxx_ll_dma.h183 #define LL_DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5 /*!< Channel 5 transfer error flag …
2238 WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF5); in LL_DMA_ClearFlag_TE5()
/hal_stm32-3.5.0/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_ll_dma.h218 #define LL_DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5 /*!< Channel 5 transfer error flag …
2180 WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF5); in LL_DMA_ClearFlag_TE5()
/hal_stm32-3.5.0/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_dma.h195 #define LL_DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5 /*!< Channel 5 transfer error flag …
2293 WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF5); in LL_DMA_ClearFlag_TE5()
/hal_stm32-3.5.0/stm32cube/stm32f0xx/drivers/include/
Dstm32f0xx_ll_dma.h193 #define LL_DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5 /*!< Channel 5 transfer error flag …
1987 WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF5); in LL_DMA_ClearFlag_TE5()
/hal_stm32-3.5.0/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_ll_dma.h177 #define LL_DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5 /*!< Channel 5 transfer error flag …
2617 WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF5); in LL_DMA_ClearFlag_TE5()
/hal_stm32-3.5.0/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h2977 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro
Dstm32f101xb.h3039 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro
/hal_stm32-3.5.0/stm32cube/stm32f0xx/soc/
Dstm32f030x6.h1081 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro
Dstm32f030x8.h1103 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro
Dstm32f070x6.h1126 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro
Dstm32f070xb.h1158 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro
Dstm32f030xc.h1122 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro
Dstm32f031x6.h1097 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro
Dstm32f038xx.h1096 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro
/hal_stm32-3.5.0/stm32cube/stm32l0xx/soc/
Dstm32l031xx.h1235 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro
Dstm32l051xx.h1276 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro
Dstm32l010x4.h1118 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro
Dstm32l010xb.h1134 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro
Dstm32l010x6.h1124 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro

1234567