Home
last modified time | relevance | path

Searched refs:x200 (Results 51 – 75 of 95) sorted by relevance

1234

/Zephyr-latest/dts/arm/infineon/cat3/xmc/
Dxmc4xxx.dtsi242 reg = <0x50004a00 0x200>;
/Zephyr-latest/dts/arm/renesas/ra/ra2/
Dr7fa2a1xh.dtsi97 reg = <0x40044200 0x200>;
/Zephyr-latest/dts/arm/nordic/
Dnrf52833.dtsi544 reg = <0x50000000 0x200
555 reg = <0x50000300 0x200
Dnrf52840.dtsi541 reg = <0x50000000 0x200
552 reg = <0x50000300 0x200
Dnrf52811.dtsi390 reg = <0x50000000 0x200
Dnrf52820.dtsi412 reg = <0x50000000 0x200
/Zephyr-latest/dts/arm/st/h7/
Dstm32h723.dtsi88 reg = <0x50001000 0x200>;
/Zephyr-latest/doc/build/kconfig/
Dtips.rst391 default 0x200 if FOO
403 value of ``STACK_SIZE`` to change to 0x200, but it stays as 0x100.
429 default 0x200 if FOO
435 0x200 when ``FOO`` is enabled, then disable its prompt when ``FOO`` is
442 default 0x200 if FOO
459 default 0x200 if FOO
/Zephyr-latest/soc/espressif/esp32/
Dmcuboot.ld95 . = 0x200;
/Zephyr-latest/soc/espressif/esp32s2/
Dmcuboot.ld89 . = 0x200;
/Zephyr-latest/soc/espressif/esp32s3/
Dmcuboot.ld98 . = 0x200;
/Zephyr-latest/dts/arm64/intel/
Dintel_socfpga_agilex5.dtsi37 reg = <0x200>;
/Zephyr-latest/dts/arm/renesas/ra/ra8/
Dra8x1.dtsi776 reg = <0x40083400 0x200>;
799 reg = <0x40236000 0x200>;
/Zephyr-latest/dts/arm/ambiq/
Dambiq_apollo4p_blue.dtsi105 ambiq,pwrcfg = <&pwrcfg 0x4 0x200>;
Dambiq_apollo3_blue.dtsi352 ambiq,pwrcfg = <&pwrcfg 0x8 0x200>;
Dambiq_apollo4p.dtsi124 ambiq,pwrcfg = <&pwrcfg 0x4 0x200>;
/Zephyr-latest/soc/ite/ec/it8xxx2/
DKconfig238 default 0x200
/Zephyr-latest/dts/arm/renesas/smartbond/
Dda1469x.dtsi314 reg = <0x30040000 0x200>;
/Zephyr-latest/dts/arm64/nxp/
Dnxp_mimx95_a55.dtsi38 reg = <0x200>;
/Zephyr-latest/dts/arm/renesas/ra/ra4/
Dra4-cm4-common.dtsi415 reg = <0x40044200 0x200>;
/Zephyr-latest/dts/arm/nxp/
Dnxp_rt1010.dtsi249 reg = <0x400e4000 0x200>;
/Zephyr-latest/dts/arm/microchip/
Dmec172x_common.dtsi8 reg = <0x4000fc00 0x200>;
845 reg = <0x400f0000 0x200>;
/Zephyr-latest/dts/arm/st/mp1/
Dstm32mp157.dtsi395 reg = <0x5a001000 0x200>;
/Zephyr-latest/doc/services/mem_mgmt/
Dindex.rst156 // Allocate 0x200 bytes of non-cacheable memory aligned to 32 bytes
/Zephyr-latest/samples/subsys/mgmt/updatehub/
DREADME.rst267 rom start offset: 512 (0x200)
306 rom start offset: 512 (0x200)

1234