| /Zephyr-latest/dts/bindings/clock/ |
| D | nordic,nrf-hsfll-global.yaml | 2 # SPDX-License-Identifier: Apache-2.0
5 Nordic Global HSFLL clock.
7 The lowest supported clock frequency is the default
8 clock frequency.
13 compatible = "nordic,nrf-hsfll-global";
15 #clock-cells = <0>;
16 clock-frequency = <320000000>;
17 supported-clock-frequencies = <64000000
23 compatible: "nordic,nrf-hsfll-global"
26 - "base.yaml"
[all …]
|
| D | st,stm32wba-rcc.yaml | 2 # SPDX-License-Identifier: Apache-2.0
5 STM32 Reset and Clock controller node.
6 This node is in charge of system clock ('SYSCLK') source selection and controlling
9 Configuring STM32 Reset and Clock controller node:
11 System clock source should be selected amongst the clock nodes available in "clocks"
13 Core clock frequency should also be defined, using "clock-frequency" property.
15 Core clock frequency = SYSCLK / AHB prescaler
21 ahb-prescaler = <2>;
22 clock-frequency = <DT_FREQ_M(40)>; /* = SYSCLK / AHB prescaler */
23 apb1-presacler = <1>;
[all …]
|
| D | pwm-clock.yaml | 2 # SPDX-License-Identifier: Apache-2.0
5 An external clock signal driven by a PWM pin.
7 The devicetree must define a clock node:
11 compatible = "pwm-clock";
12 #clock-cells = <1>;
16 This will create a device node with a clock-controller
18 clock signals at 1MHz. Note that the PWM_HZ() macro converts the
19 frequency to time (nanoseconds units). This may result in rounding
20 errors if the clock frequency is not an integer number of nanoseconds.
21 The clock frequency can be explicitly set using the clock-frequency
[all …]
|
| D | st,stm32h7-rcc.yaml | 2 # SPDX-License-Identifier: Apache-2.0
5 STM32 Reset and Clock controller node for STM32H7 devices
6 This node is in charge of system clock ('SYSCLK') source selection and
7 System Clock Generation.
9 Configuring STM32 Reset and Clock controller node:
11 System clock source should be selected amongst the clock nodes available in "clocks"
13 As part of this node configuration, SYSCLK frequency should also be defined, using
14 "clock-frequency" property.
20 clock-frequency = <DT_FREQ_M(480)>; /* SYSCLK runs at 480MHz */
29 Confere st,stm32-rcc binding for information about domain clocks configuration.
[all …]
|
| D | st,stm32h7rs-rcc.yaml | 2 # SPDX-License-Identifier: Apache-2.0
5 STM32 Reset and Clock controller node for STM32H7RS devices
6 This node is in charge of system clock ('SYSCLK') source selection and
7 System Clock Generation.
9 Configuring STM32 Reset and Clock controller node:
11 System clock source should be selected amongst the clock nodes available in "clocks"
13 As part of this node configuration, SYSCLK frequency should also be defined, using
14 "clock-frequency" property.
20 clock-frequency = <DT_FREQ_M(280)>; /* SYSCLK runs at 280MHz */
29 Confere st,stm32-rcc binding for information about domain clocks configuration.
[all …]
|
| D | nuvoton,npcm-pcc.yaml | 2 # SPDX-License-Identifier: Apache-2.0
5 Nuvoton, NPCM PCC (Power and Clock Controller) node.
7 Oscillator Frequency Multiplier Clock (OFMCLK), which is derived from
8 High-Frequency Clock Generator (HFCG), is the source clock of Cortex-M4 core
11 Here is an example of configuring OFMCLK and the other clock sources derived
14 clock-frequency = <DT_FREQ_M(96)>; /* OFMCLK runs at 96MHz */
15 core-prescaler = <1>; /* CORE_CLK runs at 96MHz */
16 apb1-prescaler = <8>; /* APB1_CLK runs at 12MHz */
17 apb2-prescaler = <1>; /* APB2_CLK runs at 96MHz */
18 apb3-prescaler = <1>; /* APB3_CLK runs at 96MHz */
[all …]
|
| D | st,stm32-rcc.yaml | 2 # SPDX-License-Identifier: Apache-2.0
5 STM32 Reset and Clock controller node.
6 This node is in charge of system clock ('SYSCLK') source selection and controlling
9 Configuring STM32 Reset and Clock controller node:
11 System clock source should be selected amongst the clock nodes available in "clocks"
13 Core clock frequency should also be defined, using "clock-frequency" property.
15 Core clock frequency = SYSCLK / AHB prescaler
21 ahb-prescaler = <2>;
22 clock-frequency = <DT_FREQ_M(40)>; /* = SYSCLK / AHB prescaler */
23 apb1-prescaler = <1>;
[all …]
|
| D | st,stm32l0-pll-clock.yaml | 2 # SPDX-License-Identifier: Apache-2.0
7 Takes one of clk_hse, clk_hsi or clk_msi as input clock, with an
8 input frequency from 2 to 24 MHz.
10 The desired PLL frequency can be computed with the following formula:
12 f(PLL) = f(VCO clock) / PLLDIV --> PLLCLK (System Clock)
14 with f(VCO clock) = f(PLL clock input) × PLLMUL --> PLLVCO
16 The PLL output frequency must not exceed 32 MHz.
18 compatible: "st,stm32l0-pll-clock"
20 include: [clock-controller.yaml, base.yaml]
23 "#clock-cells":
[all …]
|
| D | st,stm32wb0-rcc.yaml | 2 # SPDX-License-Identifier: Apache-2.0
5 STM32WB0 Reset and Clock controller node for STM32WB0 devices
6 This node is in charge of the system clock ('SYSCLK') source
9 compatible: "st,stm32wb0-rcc"
11 include: [clock-controller.yaml, base.yaml]
17 "#clock-cells":
20 clock-frequency:
24 default frequency in Hz for clock output
26 slow-clock:
29 Slow clock source selection.
[all …]
|
| D | st,stm32wba-pll-clock.yaml | 2 # SPDX-License-Identifier: Apache-2.0
9 This PLL could take one of clk_hse or clk_hsi as input clock, with
10 an input frequency from 4 to 16 MHz. PLLM factor is used to set the input
11 clock in this acceptable range.
13 PLL1 can have up to 3 output clocks and for each output clock, the
14 frequency can be computed with the following formula:
16 f(PLL_P) = f(VCO clock) / PLLP
17 f(PLL_Q) = f(VCO clock) / PLLQ
18 f(PLL_R) = f(VCO clock) / PLLR
20 with f(VCO clock) = f(PLL clock input) × (PLLN / PLLM)
[all …]
|
| D | st,stm32u0-pll-clock.yaml | 2 # SPDX-License-Identifier: Apache-2.0
7 Takes one of clk_hse, clk_hsi or clk_msi as input clock, with
8 an input frequency from 2.66 to 16 MHz. PLLM factor is used to set the input
9 clock in this acceptable range.
11 PLL can have up to 3 output clocks and for each output clock, the
12 frequency can be computed with the following formulae:
14 f(PLL_P) = f(VCO clock) / PLLP --> to ADC
15 f(PLL_Q) = f(VCO clock) / PLLQ --> to RNG
16 f(PLL_R) = f(VCO clock) / PLLR --> PLLCLK (System Clock)
18 with f(VCO clock) = f(PLL clock input) × (PLLN / PLLM)
[all …]
|
| D | st,stm32wb0-lsi-clock.yaml | 2 # SPDX-License-Identifier: Apache-2.0
5 STM32WB0 LSI Clock
7 The STM32WB0 MCUs are equipped with a regular RC LSI clock with a frequency of 24~40kHz.
8 The SoCs are also equipped with hardware to perform LSI frequency measurement, which
9 allows to adapt all frequency-based calculations to a somewhat accurate value, ensuring
10 that the software does not get too much out of sync with real-world time.
12 Several LSI frequency measurement options can be configured via Kconfig.
14 compatible: "st,stm32wb0-lsi-clock"
16 include: [fixed-clock.yaml]
|
| D | st,stm32u5-pll-clock.yaml | 2 # SPDX-License-Identifier: Apache-2.0
9 These PLLs could take one of clk_hse, clk_hsi or clk_msis as input clock, with
10 an input frequency from 4 to 16 MHz. PLLM factor is used to set the input
11 clock in this acceptable range.
13 Each PLL can have up to 3 output clocks and for each output clock, the
14 frequency can be computed with the following formulae:
16 f(PLL_P) = f(VCO clock) / PLLP
17 f(PLL_Q) = f(VCO clock) / PLLQ
18 f(PLL_R) = f(VCO clock) / PLLR
20 with f(VCO clock) = f(PLL clock input) × (PLLN / PLLM)
[all …]
|
| /Zephyr-latest/dts/bindings/counter/ |
| D | andestech,atcpit100.yaml | 4 # SPDX-License-Identifier: Apache-2.0
21 clock-frequency:
24 description: channel clock source
30 The prescaler value defines the counter frequency
31 (clock-frequency/prescaler) in atcpit100 counter driver, the prescaler
32 value could be in range [1 .. clock-frequency] and 1 means no prescaler
33 for the PIT clock-frequency.
35 Defaults to 1 to use the PIT clock-frequency as the counter frequency.
38 larger than a counter tick period, reducing the counter frequency to
42 clock cycles for counter interface, setting prescaler value to 600 in
|
| /Zephyr-latest/dts/bindings/usb/uac2/ |
| D | zephyr,uac2-clock-source.yaml | 2 # SPDX-License-Identifier: Apache-2.0
4 description: USB Audio Class 2 Clock Source entity
6 compatible: "zephyr,uac2-clock-source"
9 clock-type:
13 Clock Type indicating whether the Clock Source represents an external
14 clock or an internal clock with either fixed frequency, variable
15 frequency, or programmable frequency.
17 - "external"
18 - "internal-fixed"
19 - "internal-variable"
[all …]
|
| /Zephyr-latest/dts/riscv/starfive/ |
| D | starfive_jh7100_clk.dtsi | 4 * SPDX-License-Identifier: Apache-2.0
9 #clock-cells = <0>;
10 compatible = "fixed-clock";
11 clock-frequency = <125000000>;
15 #clock-cells = <0>;
16 compatible = "fixed-clock";
17 clock-frequency = <125000000>;
21 #clock-cells = <0>;
22 compatible = "fixed-clock";
23 clock-frequency = <100000000>;
[all …]
|
| /Zephyr-latest/dts/bindings/timer/ |
| D | nuclei,systimer.yaml | 2 # SPDX-License-Identifier: Apache-2.0
7 The Nuclei system timer provides RISC-V privileged mtime and mtimecmp
21 clk-divider:
24 clk-divider specifies the division ratio to the CPU frequency that
25 clock used by the system timer.
27 different clock sources.
30 For example, the CPU clock frequency is 108MHz, and the system timer
31 uses 27MHz, which is the CPU clock divided by 4.
32 In this case, the CPU clock frequency is defined in the CPU node
35 clock-frequency = <108000000>;
[all …]
|
| /Zephyr-latest/drivers/clock_control/ |
| D | Kconfig.stm32 | 1 # STM32 MCU clock control driver config
5 # SPDX-License-Identifier: Apache-2.0
8 bool "STM32 Reset & Clock Control"
15 $(dt_nodelabel_has_prop,clk_hse,css-enabled))
17 Enable driver for Reset & Clock Control subsystem found
23 DT_STM32_HSE_CLOCK_FREQ := $(dt_node_int_prop_int,$(DT_STM32_HSE_CLOCK),clock-frequency)
26 int "HSE clock value"
30 Value of external high-speed clock (HSE). This symbol could be optionally
31 configured using device tree by setting "clock-frequency" value of clk_hse
35 clock-frequency = <DT_FREQ_M(25)>;
[all …]
|
| D | Kconfig.nrf | 1 # Clock controller driver configuration options
4 # SPDX-License-Identifier: Apache-2.0
11 of the clock control driver.
14 bool "NRF Clock controller support"
20 Enable support for the Nordic Semiconductor nRFxx series SoC clock
30 prompt "32KHz clock source"
58 bool "LF clock calibration"
62 If calibration is disabled when RC is used for low frequency clock then
63 accuracy of the low frequency clock will degrade. Disable on your own
74 Enabling indicates that calibration is performed by the clock control driver.
[all …]
|
| D | clock_control_agilex5_ll.c | 2 * Copyright (c) 2022-2024, Intel Corporation.
4 * SPDX-License-Identifier: Apache-2.0
17 /* Extract reference clock from platform clock source */
31 * Based on the clock source, read the values from System Manager boot in get_ref_clk()
33 * hand-off data. in get_ref_clk()
50 __ASSERT(0, "Invalid input clock source"); in get_ref_clk()
54 /* Get reference clock divider */ in get_ref_clk()
56 __ASSERT(arefclkdiv != 0, "Reference clock divider is zero"); in get_ref_clk()
59 /* Feedback clock divider */ in get_ref_clk()
68 /* Calculate clock frequency based on parameter */
[all …]
|
| /Zephyr-latest/soc/intel/intel_adsp/common/include/ |
| D | adsp_clk.h | 4 * SPDX-License-Identifier: Apache-2.0
20 /** @brief Set cAVS clock frequency
22 * Set xtensa core clock speed.
24 * @param freq Clock frequency index to be set
26 * @return 0 on success, -EINVAL if freq_idx is not valid
30 /** @brief Get list of cAVS clock information
32 * Returns an array of clock information, one for each core.
34 * @return array with clock information
65 /* Clock sources used by dai */
81 uint32_t frequency; member
[all …]
|
| /Zephyr-latest/subsys/logging/backends/ |
| D | Kconfig.swo | 2 # SPDX-License-Identifier: Apache-2.0
14 int "SWO reference clock frequency"
15 …default $(dt_node_int_prop_int,$(dt_nodelabel_path,itm),swo-ref-frequency) if $(dt_nodelabel_enabl…
16 …default $(dt_node_int_prop_int,/cpus/cpu@0,clock-frequency) if $(dt_node_has_prop,/cpus/cpu@0,cloc…
19 Set SWO reference frequency. In most cases it is equal to CPU
20 frequency.
23 int "Set SWO output frequency"
26 Set SWO output frequency. Value 0 will select maximum frequency
28 frequency SWO operation. In this case the frequency has to be set
32 viewer programs will configure SWO frequency when attached to the
[all …]
|
| /Zephyr-latest/samples/boards/nordic/clock_control/ |
| D | Kconfig | 2 # SPDX-License-Identifier: Apache-2.0
5 int "Frequency specification to request from clock in Hz"
8 0 -> ignore frequency
9 >0 -> use at minimum selected frequency. To select the
10 highest supported frequency use UINT32_MAX.
13 int "Accuracy specification to request from clock in PPM"
16 0 -> ignore accuracy
17 1 -> use max accuracy
18 >1 -> use at minimum selected accuracy
21 int "Precision specification to request from clock"
[all …]
|
| /Zephyr-latest/dts/bindings/rtc/ |
| D | rtc.yaml | 2 # SPDX-License-Identifier: Apache-2.0
9 clock-frequency:
11 description: Clock frequency information for RTC operation
17 description: RTC frequency equals clock-frequency divided by the prescaler value
|
| /Zephyr-latest/dts/bindings/i2s/ |
| D | nordic,nrf-i2s.yaml | 2 # SPDX-License-Identifier: Apache-2.0
4 description: Nordic I2S (Inter-IC sound interface)
6 compatible: "nordic,nrf-i2s"
8 include: [i2s-controller.yaml, pinctrl-device.yaml]
17 pinctrl-0:
20 pinctrl-names:
23 clock-source:
27 Clock source to be used by the I2S peripheral for the master clock
30 - "PCLK32M": 32 MHz peripheral clock, synchronous to HFCLK
31 - "PCLK32M_HFXO": PCLK32M running off the 32 MHz crystal oscillator
[all …]
|
