| /Zephyr-latest/drivers/memc/ |
| D | memc_stm32_sdram.c | 27 FMC_SDRAM_TypeDef *sdram; member
40 SDRAM_HandleTypeDef sdram = { 0 }; in memc_stm32_sdram_init() local
43 sdram.Instance = config->sdram; in memc_stm32_sdram_init()
46 sdram.State = HAL_SDRAM_STATE_RESET; in memc_stm32_sdram_init()
47 memcpy(&sdram.Init, &config->banks[i].init, sizeof(sdram.Init)); in memc_stm32_sdram_init()
50 &sdram, in memc_stm32_sdram_init()
68 (void)HAL_SDRAM_SendCommand(&sdram, &sdram_cmd, 0U); in memc_stm32_sdram_init()
74 (void)HAL_SDRAM_SendCommand(&sdram, &sdram_cmd, 0U); in memc_stm32_sdram_init()
78 (void)HAL_SDRAM_SendCommand(&sdram, &sdram_cmd, 0U); in memc_stm32_sdram_init()
82 (void)HAL_SDRAM_SendCommand(&sdram, &sdram_cmd, 0U); in memc_stm32_sdram_init()
[all …]
|
| D | Kconfig.renesas_ra | 7 bool "Renesas RA sdram controller"
12 Enable Renesas RA sdram controller
|
| /Zephyr-latest/boards/renesas/ek_ra8d1/ |
| D | sdram.ld | 9 SECTION_DATA_PROLOGUE(.sdram,(NOLOAD),)
12 KEEP(*(.sdram*))
|
| D | CMakeLists.txt | 7 SECTIONS sdram.ld)
|
| D | ek_ra8d1.dts | 12 #include <zephyr/dt-bindings/memory-controller/renesas,ra-sdram.h>
60 sdram1: sdram@68000000 {
270 &sdram {
283 renesas,ra-sdram-timing = <SDRAM_TRAS_6CYCLES
|
| /Zephyr-latest/dts/arm/st/f4/ |
| D | stm32f427.dtsi | 9 #include <zephyr/dt-bindings/memory-controller/stm32-fmc-sdram.h>
95 sdram: sdram { label
96 compatible = "st,stm32-fmc-sdram";
|
| D | stm32f446.dtsi | 9 #include <zephyr/dt-bindings/memory-controller/stm32-fmc-sdram.h>
157 sdram: sdram { label
158 compatible = "st,stm32-fmc-sdram";
|
| D | stm32f437.dtsi | 8 #include <zephyr/dt-bindings/memory-controller/stm32-fmc-sdram.h>
|
| /Zephyr-latest/boards/st/stm32f429i_disc1/ |
| D | stm32f429i_disc1.dts | 28 sdram2: sdram@d0000000 {
206 sdram {
217 st,sdram-control = <STM32_FMC_SDRAM_NC_8
225 st,sdram-timing = <2 7 4 7 2 2 2>;
238 ext-sdram = <&sdram2>;
|
| /Zephyr-latest/boards/st/stm32h750b_dk/ |
| D | stm32h750b_dk.dts | 26 sdram2: sdram@d0000000 {
93 ext-sdram = <&sdram2>;
210 sdram {
218 st,sdram-control = <STM32_FMC_SDRAM_NC_8
226 st,sdram-timing = <2 7 4 7 2 2 2>;
|
| /Zephyr-latest/boards/st/stm32f746g_disco/ |
| D | stm32f746g_disco.dts | 52 sdram1: sdram@c0000000 {
229 sdram {
242 st,sdram-control = <STM32_FMC_SDRAM_NC_8
250 st,sdram-timing = <2 6 4 6 2 2 2>;
266 ext-sdram = <&sdram1>;
|
| /Zephyr-latest/boards/st/stm32f7508_dk/ |
| D | stm32f7508_dk.dts | 52 sdram1: sdram@c0000000 {
225 sdram {
238 st,sdram-control = <STM32_FMC_SDRAM_NC_8
246 st,sdram-timing = <2 6 4 6 2 2 2>;
262 ext-sdram = <&sdram1>;
|
| /Zephyr-latest/boards/arduino/giga_r1/ |
| D | arduino_giga_r1_stm32h747xx_m7.dts | 28 sdram1: sdram@c0000000 {
227 sdram {
237 st,sdram-control = <STM32_FMC_SDRAM_NC_8
245 st,sdram-timing = <2 6 4 6 2 2 2>;
|
| /Zephyr-latest/boards/st/stm32h7b3i_dk/ |
| D | stm32h7b3i_dk.dts | 54 sdram2: sdram@d0000000 {
185 sdram {
193 st,sdram-control = <STM32_FMC_SDRAM_NC_9
201 st,sdram-timing = <2 7 4 7 2 2 2>;
226 ext-sdram = <&sdram2>;
|
| /Zephyr-latest/boards/st/stm32h745i_disco/ |
| D | stm32h745i_disco_stm32h745xx_m7.dts | 37 sdram2: sdram@d0000000 {
260 sdram {
268 st,sdram-control = <STM32_FMC_SDRAM_NC_8
276 st,sdram-timing = <2 7 4 7 2 2 2>;
|
| /Zephyr-latest/boards/st/stm32f769i_disco/ |
| D | stm32f769i_disco.dts | 28 sdram1: sdram@c0000000 {
230 sdram {
241 st,sdram-control = <STM32_FMC_SDRAM_NC_8
249 st,sdram-timing = <2 6 4 6 2 2 2>;
|
| /Zephyr-latest/boards/witte/linum/ |
| D | linum.dts | 26 sdram1: sdram@c0000000 {
278 sdram {
286 st,sdram-control = <STM32_FMC_SDRAM_NC_8
294 st,sdram-timing = <2 7 4 7 2 2 2>;
311 ext-sdram = <&sdram1>;
|
| /Zephyr-latest/boards/st/stm32h747i_disco/ |
| D | stm32h747i_disco_stm32h747xx_m7.dts | 26 sdram2: sdram@d0000000 {
184 sdram {
195 st,sdram-control = <STM32_FMC_SDRAM_NC_9
203 st,sdram-timing = <2 6 4 6 2 2 2>;
|
| /Zephyr-latest/boards/shields/st_b_lcd40_dsi1_mb1166/boards/ |
| D | stm32h747i_disco_stm32h747xx_m7.overlay | 14 ext-sdram = <&sdram2>;
|
| /Zephyr-latest/boards/arduino/portenta_h7/ |
| D | arduino_portenta_h7-common.dtsi | 143 sdram {
159 st,sdram-control = < STM32_FMC_SDRAM_NC_8
167 st,sdram-timing = < 2 7 5 7 2 3 3 >;
|
| D | arduino_portenta_h7_stm32h747xx_m7.dts | 40 sdram1: sdram@c0000000 {
|
| /Zephyr-latest/dts/arm/renesas/ra/ra8/ |
| D | r7fa8d1xh.dtsi | 12 sdram: sdram-controller@40002000 { label
13 compatible = "renesas,ra-sdram";
|
| /Zephyr-latest/dts/arm/st/f7/ |
| D | stm32f7.dtsi | 19 #include <zephyr/dt-bindings/memory-controller/stm32-fmc-sdram.h>
110 sdram: sdram { label
111 compatible = "st,stm32-fmc-sdram";
|
| /Zephyr-latest/dts/arm/st/h7/ |
| D | stm32h7.dtsi | 20 #include <zephyr/dt-bindings/memory-controller/stm32-fmc-sdram.h>
1052 sdram: sdram { label
1053 compatible = "st,stm32-fmc-sdram";
|
| /Zephyr-latest/boards/arduino/portenta_h7/doc/ |
| D | index.rst | 62 | SDRAM | on-chip | sdram |
|
