| /Linux-v5.10/arch/xtensa/variants/de212/include/variant/ |
| D | tie.h | 2 * tie.h -- compile-time HAL definitions dependent on CORE & TIE configuration
11 Copyright (c) 1999-2015 Cadence Design Systems Inc.
35 #define XCHAL_CP_NUM 0 /* number of coprocessors */
36 #define XCHAL_CP_MAX 0 /* max CP ID + 1 (0 if none) */
37 #define XCHAL_CP_MASK 0x00 /* bitmask of all CPs by ID */
38 #define XCHAL_CP_PORT_MASK 0x00 /* bitmask of only port CPs */
40 /* Save area for non-coprocessor optional and custom (TIE) state: */
45 #define XCHAL_TOTAL_SA_SIZE 32 /* with 16-byte align padding */
58 * abikind = 0 (caller-saved), 1 (callee-saved), or 2 (thread-global)
59 * kind = 0 (special reg), 1 (TIE user reg), or 2 (TIE regfile reg)
[all …]
|
| /Linux-v5.10/arch/xtensa/variants/csp/include/variant/ |
| D | tie.h | 2 * tie.h -- compile-time HAL definitions dependent on CORE & TIE configuration
11 Copyright (c) 1999-2015 Cadence Design Systems Inc.
36 #define XCHAL_CP_MAX 8 /* max CP ID + 1 (0 if none) */
37 #define XCHAL_CP_MASK 0x80 /* bitmask of all CPs by ID */
38 #define XCHAL_CP_PORT_MASK 0x80 /* bitmask of only port CPs */
43 #define XCHAL_CP7_SA_SIZE 0 /* size of state save area */
45 #define XCHAL_CP_ID_XTIOP 7 /* coprocessor ID (0..7) */
48 #define XCHAL_CP0_SA_SIZE 0
50 #define XCHAL_CP1_SA_SIZE 0
52 #define XCHAL_CP2_SA_SIZE 0
[all …]
|
| /Linux-v5.10/arch/xtensa/variants/test_kc705_be/include/variant/ |
| D | tie.h | 2 * tie.h -- compile-time HAL definitions dependent on CORE & TIE configuration
11 Copyright (c) 1999-2015 Cadence Design Systems Inc.
36 #define XCHAL_CP_MAX 8 /* max CP ID + 1 (0 if none) */
37 #define XCHAL_CP_MASK 0x82 /* bitmask of all CPs by ID */
38 #define XCHAL_CP_PORT_MASK 0x80 /* bitmask of only port CPs */
45 #define XCHAL_CP_ID_AUDIOENGINELX 1 /* coprocessor ID (0..7) */
48 #define XCHAL_CP7_SA_SIZE 0 /* size of state save area */
50 #define XCHAL_CP_ID_XTIOP 7 /* coprocessor ID (0..7) */
53 #define XCHAL_CP0_SA_SIZE 0
55 #define XCHAL_CP2_SA_SIZE 0
[all …]
|
| /Linux-v5.10/arch/xtensa/variants/test_kc705_hifi/include/variant/ |
| D | tie.h | 2 * tie.h -- compile-time HAL definitions dependent on CORE & TIE configuration
11 Copyright (c) 1999-2014 Tensilica Inc.
36 #define XCHAL_CP_MAX 8 /* max CP ID + 1 (0 if none) */
37 #define XCHAL_CP_MASK 0x82 /* bitmask of all CPs by ID */
38 #define XCHAL_CP_PORT_MASK 0x80 /* bitmask of only port CPs */
45 #define XCHAL_CP_ID_AUDIOENGINELX 1 /* coprocessor ID (0..7) */
48 #define XCHAL_CP7_SA_SIZE 0 /* size of state save area */
50 #define XCHAL_CP_ID_XTIOP 7 /* coprocessor ID (0..7) */
53 #define XCHAL_CP0_SA_SIZE 0
55 #define XCHAL_CP2_SA_SIZE 0
[all …]
|
| /Linux-v5.10/tools/testing/selftests/kvm/aarch64/ |
| D | get-reg-list.c | 1 // SPDX-License-Identifier: GPL-2.0
9 * list new registers with get-reg-list. We assume they'll be unused, at
13 * a regression in get-reg-list. This test checks for that regression by
17 * by running the test with the --list command line argument.
23 * from guests"). Also, one must use the --core-reg-fixup command line
43 for ((i) = 0; (i) < reg_list->n; ++(i))
46 for ((i) = 0; (i) < blessed_n; ++(i)) \
47 if (!find_reg(reg_list->reg, reg_list->n, blessed_reg[i]))
50 for ((i) = 0; (i) < reg_list->n; ++(i)) \
51 if (!find_reg(blessed_reg, blessed_n, reg_list->reg[i]))
[all …]
|
| /Linux-v5.10/drivers/staging/vt6655/ |
| D | rf.c | 1 // SPDX-License-Identifier: GPL-2.0+
15 * IFRFbWriteEmbedded - Embedded write RF register via MAC
39 0x03F79000 + (BY_AL2230_REG_LEN << 3) + IFREGCTL_REGW,
40 0x03333100 + (BY_AL2230_REG_LEN << 3) + IFREGCTL_REGW,
41 0x01A00200 + (BY_AL2230_REG_LEN << 3) + IFREGCTL_REGW,
42 0x00FFF300 + (BY_AL2230_REG_LEN << 3) + IFREGCTL_REGW,
43 0x0005A400 + (BY_AL2230_REG_LEN << 3) + IFREGCTL_REGW,
44 0x0F4DC500 + (BY_AL2230_REG_LEN << 3) + IFREGCTL_REGW,
45 0x0805B600 + (BY_AL2230_REG_LEN << 3) + IFREGCTL_REGW,
46 0x0146C700 + (BY_AL2230_REG_LEN << 3) + IFREGCTL_REGW,
[all …]
|
| /Linux-v5.10/drivers/mtd/nand/raw/ |
| D | nand_ids.c | 1 // SPDX-License-Identifier: GPL-2.0-only
10 #define LP_OPTIONS 0
20 * If page size and eraseblock size are 0, the sizes are taken from the
29 {"TC58NVG0S3E 1G 3.3V 8-bit",
30 { .id = {0x98, 0xd1, 0x90, 0x15, 0x76, 0x14, 0x01, 0x00} },
31 SZ_2K, SZ_128, SZ_128K, 0, 8, 64, NAND_ECC_INFO(1, SZ_512), },
32 {"TC58NVG2S0F 4G 3.3V 8-bit",
33 { .id = {0x98, 0xdc, 0x90, 0x26, 0x76, 0x15, 0x01, 0x08} },
34 SZ_4K, SZ_512, SZ_256K, 0, 8, 224, NAND_ECC_INFO(4, SZ_512) },
35 {"TC58NVG2S0H 4G 3.3V 8-bit",
[all …]
|
| D | sm_common.c | 1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright © 2009 - Maxim Levitsky
16 return -ERANGE; in oob_sm_ooblayout_ecc()
18 oobregion->length = 3; in oob_sm_ooblayout_ecc()
19 oobregion->offset = ((section + 1) * 8) - 3; in oob_sm_ooblayout_ecc()
21 return 0; in oob_sm_ooblayout_ecc()
28 case 0: in oob_sm_ooblayout_free()
30 oobregion->offset = 0; in oob_sm_ooblayout_free()
31 oobregion->length = 4; in oob_sm_ooblayout_free()
35 oobregion->offset = 6; in oob_sm_ooblayout_free()
[all …]
|
| /Linux-v5.10/Documentation/devicetree/bindings/net/ |
| D | mdio-mux-gpio.txt | 8 - compatible : mdio-mux-gpio.
9 - gpios : GPIO specifiers for each GPIO line. One or more must be specified.
16 compatible = "cavium,octeon-3860-mdio";
17 #address-cells = <1>;
18 #size-cells = <0>;
19 reg = <0x11800 0x00001900 0x0 0x40>;
23 An NXP sn74cbtlv3253 dual 1-of-4 switch controlled by a
24 pair of GPIO lines. Child busses 2 and 3 populated with 4
27 mdio-mux {
28 compatible = "mdio-mux-gpio";
[all …]
|
| D | mdio-mux.txt | 8 - #address-cells = <1>;
9 - #size-cells = <0>;
12 - mdio-parent-bus : phandle to the parent MDIO bus.
14 - Other properties specific to the multiplexer/switch hardware.
17 - #address-cells = <1>;
18 - #size-cells = <0>;
19 - reg : The sub-bus number.
26 compatible = "cavium,octeon-3860-mdio";
27 #address-cells = <1>;
28 #size-cells = <0>;
[all …]
|
| /Linux-v5.10/tools/perf/pmu-events/arch/x86/sandybridge/ |
| D | pipeline.json | 5 "UMask": "0x3",
12 … For instructions that consist of multiple micro-ops, this event counts the retirement of the last…
13 "Counter": "Fixed counter 0",
14 "UMask": "0x1",
18 "CounterHTOff": "Fixed counter 0"
23 "UMask": "0x2",
31 "UMask": "0x2",
39 "EventCode": "0x03",
40 "Counter": "0,1,2,3",
41 "UMask": "0x1",
[all …]
|
| D | cache.json | 3 "EventCode": "0x24",
4 "Counter": "0,1,2,3",
5 "UMask": "0x1",
9 "CounterHTOff": "0,1,2,3,4,5,6,7"
12 "EventCode": "0x24",
13 "Counter": "0,1,2,3",
14 "UMask": "0x3",
18 "CounterHTOff": "0,1,2,3,4,5,6,7"
21 "EventCode": "0x24",
22 "Counter": "0,1,2,3",
[all …]
|
| /Linux-v5.10/tools/perf/pmu-events/arch/x86/ivybridge/ |
| D | pipeline.json | 3 "Counter": "Fixed counter 0",
4 "UMask": "0x1",
8 "CounterHTOff": "Fixed counter 0"
12 "UMask": "0x2",
21 "UMask": "0x2",
30 "UMask": "0x3",
38 "EventCode": "0x03",
39 "Counter": "0,1,2,3",
40 "UMask": "0x2",
43 …"BriefDescription": "Cases when loads get true Block-on-Store blocking code preventing store forwa…
[all …]
|
| /Linux-v5.10/tools/perf/pmu-events/arch/x86/ivytown/ |
| D | pipeline.json | 3 "Counter": "Fixed counter 0",
4 "UMask": "0x1",
8 "CounterHTOff": "Fixed counter 0"
12 "UMask": "0x2",
21 "UMask": "0x2",
30 "UMask": "0x3",
38 "EventCode": "0x03",
39 "Counter": "0,1,2,3",
40 "UMask": "0x2",
43 …"BriefDescription": "Cases when loads get true Block-on-Store blocking code preventing store forwa…
[all …]
|
| /Linux-v5.10/tools/perf/pmu-events/arch/x86/jaketown/ |
| D | pipeline.json | 3 … For instructions that consist of multiple micro-ops, this event counts the retirement of the last…
5 "UMask": "0x1",
14 "UMask": "0x2",
22 "Counter": "Fixed counter 3",
23 "UMask": "0x3",
27 "CounterHTOff": "Fixed counter 3"
30 "EventCode": "0x88",
31 "Counter": "0,1,2,3",
32 "UMask": "0x41",
35 "BriefDescription": "Not taken macro-conditional branches.",
[all …]
|
| D | cache.json | 4 "EventCode": "0xD0",
5 "Counter": "0,1,2,3",
6 "UMask": "0x11",
10 "CounterHTOff": "0,1,2,3"
14 "EventCode": "0xD0",
15 "Counter": "0,1,2,3",
16 "UMask": "0x12",
20 "CounterHTOff": "0,1,2,3"
24 "EventCode": "0xD0",
25 "Counter": "0,1,2,3",
[all …]
|
| /Linux-v5.10/tools/perf/pmu-events/arch/x86/broadwellx/ |
| D | pipeline.json | 3 "UMask": "0x1",
5 "Counter": "Fixed counter 0",
7 … For instructions that consist of multiple micro-ops, this event counts the retirement of the last…
9 "CounterHTOff": "Fixed counter 0"
12 "UMask": "0x2",
21 "UMask": "0x2",
30 "UMask": "0x3",
39 "EventCode": "0x03",
40 "UMask": "0x2",
41 …"BriefDescription": "Cases when loads get true Block-on-Store blocking code preventing store forwa…
[all …]
|
| /Linux-v5.10/fs/exfat/ |
| D | balloc.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Copyright (C) 2012-2013 Samsung Electronics Co., Ltd.
14 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0, 4, 0, 1, 0, 2,/* 0 ~ 19*/
15 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0, 5, 0, 1, 0, 2, 0, 1, 0, 3,/* 20 ~ 39*/
16 0, 1, 0, 2, 0, 1, 0, 4, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2,/* 40 ~ 59*/
17 0, 1, 0, 6, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0, 4,/* 60 ~ 79*/
18 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0, 5, 0, 1, 0, 2,/* 80 ~ 99*/
19 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0, 4, 0, 1, 0, 2, 0, 1, 0, 3,/*100 ~ 119*/
20 0, 1, 0, 2, 0, 1, 0, 7, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2,/*120 ~ 139*/
21 0, 1, 0, 4, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0, 5,/*140 ~ 159*/
[all …]
|
| /Linux-v5.10/arch/arm64/include/asm/ |
| D | sysreg.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */
19 * [20-19] : Op0
20 * [18-16] : Op1
21 * [15-12] : CRn
22 * [11-8] : CRm
23 * [7-5] : Op2
26 #define Op0_mask 0x3
28 #define Op1_mask 0x7
30 #define CRn_mask 0xf
32 #define CRm_mask 0xf
[all …]
|
| /Linux-v5.10/tools/perf/pmu-events/arch/x86/haswellx/ |
| D | pipeline.json | 3 "UMask": "0x1",
5 "Counter": "Fixed counter 0",
8 … For instructions that consist of multiple micro-ops, this event counts the retirement of the last…
10 "CounterHTOff": "Fixed counter 0"
13 "UMask": "0x2",
22 "UMask": "0x2",
31 "UMask": "0x3",
40 "EventCode": "0x03",
41 "UMask": "0x2",
43 "Counter": "0,1,2,3",
[all …]
|
| /Linux-v5.10/drivers/soc/xilinx/ |
| D | xlnx_vcu.c | 1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2016 - 2017 Xilinx, Inc.
18 #define VCU_ECODER_ENABLE 0x00
19 #define VCU_DECODER_ENABLE 0x04
20 #define VCU_MEMORY_DEPTH 0x08
21 #define VCU_ENC_COLOR_DEPTH 0x0c
22 #define VCU_ENC_VERTICAL_RANGE 0x10
23 #define VCU_ENC_FRAME_SIZE_X 0x14
24 #define VCU_ENC_FRAME_SIZE_Y 0x18
25 #define VCU_ENC_COLOR_FORMAT 0x1c
[all …]
|
| /Linux-v5.10/tools/perf/pmu-events/arch/x86/haswell/ |
| D | pipeline.json | 3 … For instructions that consist of multiple micro-ops, this event counts the retirement of the last…
4 "Counter": "Fixed counter 0",
5 "UMask": "0x1",
10 "CounterHTOff": "Fixed counter 0"
15 "UMask": "0x2",
23 "UMask": "0x2",
33 "UMask": "0x3",
41 "EventCode": "0x03",
42 "Counter": "0,1,2,3",
43 "UMask": "0x2",
[all …]
|
| /Linux-v5.10/tools/perf/pmu-events/arch/x86/broadwellde/ |
| D | pipeline.json | 3 "UMask": "0x1",
5 "Counter": "Fixed counter 0",
7 … For instructions that consist of multiple micro-ops, this event counts the retirement of the last…
9 "CounterHTOff": "Fixed counter 0"
12 "UMask": "0x2",
21 "UMask": "0x2",
30 "UMask": "0x3",
39 "EventCode": "0x03",
40 "UMask": "0x2",
41 …"BriefDescription": "Cases when loads get true Block-on-Store blocking code preventing store forwa…
[all …]
|
| /Linux-v5.10/tools/perf/pmu-events/arch/x86/broadwell/ |
| D | pipeline.json | 3 … For instructions that consist of multiple micro-ops, this event counts the retirement of the last…
4 "Counter": "Fixed counter 0",
5 "UMask": "0x1",
9 "CounterHTOff": "Fixed counter 0"
14 "UMask": "0x2",
22 "UMask": "0x2",
32 "UMask": "0x3",
39 …-on-Store blocking code preventing store forwarding. This includes cases when:\n - preceding store…
40 "EventCode": "0x03",
41 "Counter": "0,1,2,3",
[all …]
|
| /Linux-v5.10/tools/perf/pmu-events/arch/x86/skylake/ |
| D | pipeline.json | 3 …tion. For instructions that consist of multiple micro-ops, Counts the retirement of the last micro…
4 "Counter": "Fixed counter 0",
5 "UMask": "0x1",
9 "CounterHTOff": "Fixed counter 0"
14 "UMask": "0x2",
22 "UMask": "0x2",
32 "UMask": "0x3",
39 …-on-Store blocking code preventing store forwarding. This includes cases when:a. preceding store c…
40 "EventCode": "0x03",
41 "Counter": "0,1,2,3",
[all …]
|
