| /hal_espressif-latest/components/soc/esp32c2/include/soc/ |
| D | reset_reasons.h | 35 RESET_REASON_CPU0_MWDT0 = 0x0B, // Main watch dog 0 resets CPU 0 enumerator
|
| /hal_espressif-latest/components/soc/esp32/include/soc/ |
| D | reset_reasons.h | 45 RESET_REASON_CPU0_MWDT0 = 0x0B, // Main watch dog 0 resets CPU 0 enumerator
|
| /hal_espressif-latest/components/soc/esp32s2/include/soc/ |
| D | reset_reasons.h | 38 RESET_REASON_CPU0_MWDT0 = 0x0B, // Main watch dog 0 resets CPU 0 enumerator
|
| /hal_espressif-latest/components/soc/esp32c6/include/soc/ |
| D | reset_reasons.h | 39 RESET_REASON_CPU0_MWDT0 = 0x0B, // Main watch dog 0 resets CPU 0 enumerator
|
| /hal_espressif-latest/components/soc/esp32h2/include/soc/ |
| D | reset_reasons.h | 38 RESET_REASON_CPU0_MWDT0 = 0x0B, // Main watch dog 0 resets CPU 0 enumerator
|
| /hal_espressif-latest/components/soc/esp32c3/include/soc/ |
| D | reset_reasons.h | 46 RESET_REASON_CPU0_MWDT0 = 0x0B, // Main watch dog 0 resets CPU 0 enumerator
|
| /hal_espressif-latest/components/soc/esp32s3/include/soc/ |
| D | reset_reasons.h | 46 RESET_REASON_CPU0_MWDT0 = 0x0B, // Main watch dog 0 resets CPU 0 enumerator
|
| /hal_espressif-latest/zephyr/esp32s2/src/ |
| D | soc_init.c | 38 rst_reas == RESET_REASON_CORE_MWDT1 || rst_reas == RESET_REASON_CPU0_MWDT0 || in check_wdt_reset()
|
| /hal_espressif-latest/zephyr/esp32c2/src/ |
| D | soc_init.c | 69 rst_reas == RESET_REASON_CPU0_MWDT0 || rst_reas == RESET_REASON_CPU0_RTC_WDT) { in check_wdt_reset()
|
| /hal_espressif-latest/zephyr/esp32c6/src/ |
| D | soc_init.c | 90 rst_reas == RESET_REASON_CORE_MWDT1 || rst_reas == RESET_REASON_CPU0_MWDT0 || in check_wdt_reset()
|
| /hal_espressif-latest/zephyr/esp32c3/src/ |
| D | soc_init.c | 114 rst_reas == RESET_REASON_CORE_MWDT1 || rst_reas == RESET_REASON_CPU0_MWDT0 || in check_wdt_reset()
|
| /hal_espressif-latest/components/esp_system/port/soc/esp32/ |
| D | reset_reason.c | 45 case RESET_REASON_CPU0_MWDT0: in get_reset_reason()
|
| /hal_espressif-latest/components/esp_system/port/soc/esp32c2/ |
| D | reset_reason.c | 43 case RESET_REASON_CPU0_MWDT0: in get_reset_reason()
|
| /hal_espressif-latest/components/esp_system/port/soc/esp32c3/ |
| D | reset_reason.c | 49 case RESET_REASON_CPU0_MWDT0: in get_reset_reason()
|
| /hal_espressif-latest/components/esp_system/port/soc/esp32s2/ |
| D | reset_reason.c | 46 case RESET_REASON_CPU0_MWDT0: in get_reset_reason()
|
| /hal_espressif-latest/components/esp_system/port/soc/esp32s3/ |
| D | reset_reason.c | 46 case RESET_REASON_CPU0_MWDT0: in get_reset_reason()
|
| /hal_espressif-latest/components/bootloader_support/src/esp32c2/ |
| D | bootloader_esp32c2.c | 67 rst_reason == RESET_REASON_CPU0_MWDT0 || rst_reason == RESET_REASON_CPU0_RTC_WDT) { in bootloader_check_wdt_reset()
|
| /hal_espressif-latest/components/esp_system/port/soc/esp32c6/ |
| D | reset_reason.c | 46 case RESET_REASON_CPU0_MWDT0: in get_reset_reason()
|
| /hal_espressif-latest/components/esp_system/port/soc/esp32h2/ |
| D | reset_reason.c | 46 case RESET_REASON_CPU0_MWDT0: in get_reset_reason()
|
| /hal_espressif-latest/components/bootloader_support/src/esp32h2/ |
| D | bootloader_esp32h2.c | 69 …rst_reason == RESET_REASON_CPU0_MWDT0 || rst_reason == RESET_REASON_CPU0_MWDT1 || rst_reason == RE… in bootloader_check_wdt_reset()
|
| /hal_espressif-latest/components/bootloader_support/src/esp32c6/ |
| D | bootloader_esp32c6.c | 73 …rst_reason == RESET_REASON_CPU0_MWDT0 || rst_reason == RESET_REASON_CPU0_MWDT1 || rst_reason == RE… in bootloader_check_wdt_reset()
|
| /hal_espressif-latest/components/bootloader_support/src/esp32c3/ |
| D | bootloader_esp32c3.c | 72 …rst_reason == RESET_REASON_CPU0_MWDT0 || rst_reason == RESET_REASON_CPU0_MWDT1 || rst_reason == RE… in bootloader_check_wdt_reset()
|
| /hal_espressif-latest/components/esp_rom/include/esp32/rom/ |
| D | rtc.h | 102 ESP_STATIC_ASSERT((soc_reset_reason_t)TGWDT_CPU_RESET == RESET_REASON_CPU0_MWDT0, "TGWDT_CPU_RESET …
|
| /hal_espressif-latest/components/esp_rom/include/esp32c2/rom/ |
| D | rtc.h | 108 ESP_STATIC_ASSERT((soc_reset_reason_t)TG0WDT_CPU_RESET == RESET_REASON_CPU0_MWDT0, "TG0WDT_CPU_RESE…
|
| /hal_espressif-latest/zephyr/esp32s3/src/ |
| D | soc_init.c | 113 rst_reas == RESET_REASON_CORE_MWDT1 || rst_reas == RESET_REASON_CPU0_MWDT0 || in check_wdt_reset()
|
