Searched full:acceptable (Results 1 – 25 of 87) sorted by relevance
1234
| /Zephyr-latest/drivers/led/ |
| D | led_context.h | 24 /* Minimum acceptable LED blinking time period (in ms) */
26 /* Maximum acceptable LED blinking time period (in ms) */
28 /* Minimum acceptable LED brightness value */
30 /* Maximum acceptable LED brightness value */
|
| /Zephyr-latest/drivers/flash/ |
| D | Kconfig.rv32m1 | 16 this is acceptable or not will depend on the use case.
|
| D | Kconfig.lpc | 17 this is acceptable or not will depend on the use case.
|
| D | Kconfig.mcux | 21 this is acceptable or not will depend on the use case.
|
| /Zephyr-latest/tests/drivers/spi/spi_loopback/boards/ |
| D | nucleo_h723zg.overlay | 7 /* Set div-q to get test clk freq into acceptable SPI freq range */
|
| D | nucleo_h743zi.overlay | 7 /* Set div-q to get test clk freq into acceptable SPI freq range */
|
| D | nucleo_h745zi_q_stm32h745xx_m4.overlay | 7 /* Set div-q to get test clk freq into acceptable SPI freq range */
|
| D | nucleo_h745zi_q_stm32h745xx_m7.overlay | 7 /* Set div-q to get test clk freq into acceptable SPI freq range */
|
| D | nucleo_h753zi.overlay | 7 /* Set div-q to get test clk freq into acceptable SPI freq range */
|
| /Zephyr-latest/tests/drivers/spi/spi_loopback/ |
| D | overlay-stm32-spi-16bits.overlay | 7 /* Set div-q to get test clk freq into acceptable SPI freq range */
|
| /Zephyr-latest/dts/bindings/clock/ |
| D | st,stm32g4-pll-clock.yaml | 9 clock in this acceptable range.
|
| D | st,stm32h7rs-pll-clock.yaml | 11 clock in this acceptable range.
|
| D | st,stm32f4-pll-clock.yaml | 9 in this acceptable range.
|
| D | st,stm32g0-pll-clock.yaml | 9 clock in this acceptable range.
|
| D | st,stm32u0-pll-clock.yaml | 9 clock in this acceptable range.
|
| D | st,stm32wba-pll-clock.yaml | 11 clock in this acceptable range.
|
| D | st,stm32h7-pll-clock.yaml | 12 clock in this acceptable range.
|
| D | st,stm32wb-pll-clock.yaml | 12 clock in this acceptable range.
|
| D | st,stm32l4-pll-clock.yaml | 12 clock in this acceptable range.
|
| D | st,stm32u5-pll-clock.yaml | 11 clock in this acceptable range.
|
| /Zephyr-latest/subsys/mgmt/mcumgr/mgmt/ |
| D | Kconfig | 27 acceptable, true must be returned by all the registered notification handlers.
|
| /Zephyr-latest/tests/bsim/bluetooth/mesh/tests_scripts/priv_beacon/ |
| D | proxy_adv_multi_subnet_coex.sh | 21 # what would be a reasonable/acceptable to receive within a given time
|
| /Zephyr-latest/include/zephyr/dt-bindings/clock/ |
| D | stm32wb0_clock.h | 67 /* `mask` is only 0x1 for WB06/WB07, but a single definition with mask=0x3 is acceptable */
|
| /Zephyr-latest/doc/contribute/ |
| D | bin_blobs.rst | 102 The following binary blob types are acceptable in Zephyr:
115 acceptable. For example, a proprietary and hardware agnostic TCP/IP stack
118 Note that just because a blob has an acceptable type does not imply that it will
|
| /Zephyr-latest/tests/kernel/timer/timer_behavior/ |
| D | README | 5 1. Timer variance and standard deviation is below defined acceptable values.
|
1234
