Home
last modified time | relevance | path

Searched refs:DT_REG_ADDR (Results 1 – 25 of 380) sorted by relevance

12345678910>>...16

/Zephyr-latest/soc/st/stm32/stm32h7x/
Dsections.ld12 . = ABSOLUTE(DT_REG_ADDR(DT_NODELABEL(sram3)));
14 . = ABSOLUTE(DT_REG_ADDR(DT_NODELABEL(sram3))) + 256;
16 . = ABSOLUTE(DT_REG_ADDR(DT_NODELABEL(sram3))) + 16K;
20 . = ABSOLUTE(DT_REG_ADDR(DT_NODELABEL(sram2)));
22 . = ABSOLUTE(DT_REG_ADDR(DT_NODELABEL(sram2))) + 256;
24 . = ABSOLUTE(DT_REG_ADDR(DT_NODELABEL(sram2))) + 16K;
Dmpu_regions.c27 DT_REG_ADDR(DT_NODELABEL(sram3)),
30 DT_REG_ADDR(DT_NODELABEL(sram3)),
34 DT_REG_ADDR(DT_NODELABEL(sram2)),
37 DT_REG_ADDR(DT_NODELABEL(sram2)),
/Zephyr-latest/soc/nxp/imx/imx9/imx93/a55/
Dmmu_regions.c21 MMU_REGION_FLAT_ENTRY("CCM", DT_REG_ADDR(DT_NODELABEL(ccm)), DT_REG_SIZE(DT_NODELABEL(ccm)),
24 MMU_REGION_FLAT_ENTRY("ANA_PLL", DT_REG_ADDR(DT_NODELABEL(ana_pll)),
28 MMU_REGION_FLAT_ENTRY("IOMUXC", DT_REG_ADDR(DT_NODELABEL(iomuxc)),
39 MMU_REGION_FLAT_ENTRY("MU2_A", DT_REG_ADDR(DT_NODELABEL(mu2_a)),
43 MMU_REGION_FLAT_ENTRY("OUTBOX", DT_REG_ADDR(DT_NODELABEL(outbox)),
46 MMU_REGION_FLAT_ENTRY("INBOX", DT_REG_ADDR(DT_NODELABEL(inbox)),
49 MMU_REGION_FLAT_ENTRY("STREAM", DT_REG_ADDR(DT_NODELABEL(stream)),
52 MMU_REGION_FLAT_ENTRY("HOST_RAM", DT_REG_ADDR(DT_NODELABEL(host_ram)),
/Zephyr-latest/soc/intel/intel_adsp/ace/include/
Dadsp_memory.h15 #define L2_SRAM_BASE (DT_REG_ADDR(DT_NODELABEL(sram0)))
18 #define L2_VIRTUAL_SRAM_BASE (DT_REG_ADDR(DT_NODELABEL(sram0virtual)))
21 #define LP_SRAM_BASE (DT_REG_ADDR(DT_NODELABEL(sram1)))
33 #define L3_MEM_BASE_ADDR (DT_REG_ADDR(DT_NODELABEL(imr1)))
80 #define ADSP_L1CC_ADDR (DT_REG_ADDR(DT_NODELABEL(l1ccap)))
81 #define ADSP_CxL1CCAP_ADDR (DT_REG_ADDR(DT_NODELABEL(l1ccap)))
82 #define ADSP_CxL1CCFG_ADDR (DT_REG_ADDR(DT_NODELABEL(l1ccfg)))
83 #define ADSP_CxL1PCFG_ADDR (DT_REG_ADDR(DT_NODELABEL(l1pcfg)))
102 #define DFL2MM_REG (DT_REG_ADDR(DT_NODELABEL(hsbcap)))
166 #define L2_HSBPM_BASE (DT_REG_ADDR(DT_NODELABEL(hsbpm)))
[all …]
/Zephyr-latest/soc/snps/emsk/
Dsoc_config.c21 sys_write32(0, DT_REG_ADDR(DT_INST(0, ns16550))+0x4); in soc_early_init_hook()
22 sys_write32(0, DT_REG_ADDR(DT_INST(0, ns16550))+0x10); in soc_early_init_hook()
25 sys_write32(0, DT_REG_ADDR(DT_INST(1, ns16550))+0x4); in soc_early_init_hook()
26 sys_write32(0, DT_REG_ADDR(DT_INST(1, ns16550))+0x10); in soc_early_init_hook()
/Zephyr-latest/boards/snps/emsdp/
Darc_mpu_regions.c14 DT_REG_ADDR(DT_INST(0, arc_iccm)),
19 DT_REG_ADDR(DT_INST(0, arc_dccm)),
25 DT_REG_ADDR(DT_INST(0, arc_xccm)),
32 DT_REG_ADDR(DT_INST(0, arc_yccm)),
38 DT_REG_ADDR(DT_INST(0, mmio_sram)),
/Zephyr-latest/boards/snps/em_starterkit/
Darc_mpu_regions.c19 DT_REG_ADDR(DT_INST(0, arc_iccm)),
26 DT_REG_ADDR(DT_INST(0, arc_dccm)),
34 DT_REG_ADDR(DT_INST(0, arc_xccm)),
41 DT_REG_ADDR(DT_INST(0, arc_yccm)),
49 DT_REG_ADDR(DT_INST(0, mmio_sram)),
/Zephyr-latest/boards/snps/nsim/arc_classic/
Darc_mpu_regions.c30 DT_REG_ADDR(DT_INST(0, arc_iccm)),
37 DT_REG_ADDR(DT_INST(0, arc_dccm)),
44 DT_REG_ADDR(DT_INST(0, arc_xccm)),
51 DT_REG_ADDR(DT_INST(0, arc_yccm)),
62 DT_REG_ADDR(DT_CHOSEN(zephyr_sram)),
81 DT_REG_ADDR(DT_CHOSEN(zephyr_flash)),
/Zephyr-latest/boards/arm/mps2/
Dpinmux.c32 ((volatile struct gpio_cmsdk_ahb *)DT_REG_ADDR(DT_NODELABEL(gpio0)))
34 ((volatile struct gpio_cmsdk_ahb *)DT_REG_ADDR(DT_NODELABEL(gpio1)))
36 ((volatile struct gpio_cmsdk_ahb *)DT_REG_ADDR(DT_NODELABEL(gpio2)))
38 ((volatile struct gpio_cmsdk_ahb *)DT_REG_ADDR(DT_NODELABEL(gpio3)))
/Zephyr-latest/boards/snps/iotdk/
Darc_mpu_regions.c14 DT_REG_ADDR(DT_INST(0, arc_iccm)),
19 DT_REG_ADDR(DT_INST(0, arc_dccm)),
25 DT_REG_ADDR(DT_INST(0, arc_xccm)),
32 DT_REG_ADDR(DT_INST(0, arc_yccm)),
/Zephyr-latest/soc/xlnx/zynq7000/xc7zxxx/
Dsoc.c21 DT_REG_ADDR(id),\
36 DT_REG_ADDR(DT_CHOSEN(zephyr_ocm)),
44 DT_REG_ADDR(DT_NODELABEL(gem0)),
50 DT_REG_ADDR(DT_NODELABEL(gem1)),
102 mm_reg_t addr = DT_REG_ADDR(DT_NODELABEL(slcr)); in soc_reset_hook()
/Zephyr-latest/soc/xlnx/zynq7000/xc7zxxxs/
Dsoc.c21 DT_REG_ADDR(id),\
36 DT_REG_ADDR(DT_CHOSEN(zephyr_ocm)),
44 DT_REG_ADDR(DT_NODELABEL(gem0)),
50 DT_REG_ADDR(DT_NODELABEL(gem1)),
102 mm_reg_t addr = DT_REG_ADDR(DT_NODELABEL(slcr)); in soc_reset_hook()
/Zephyr-latest/soc/microchip/mec/mec172x/
Ddevice_power.c16 ((struct adc_regs *)(DT_REG_ADDR(DT_NODELABEL(adc0))))
18 ((struct ecia_named_regs *)(DT_REG_ADDR(DT_NODELABEL(ecia))))
20 ((struct ecs_regs *)(DT_REG_ADDR(DT_NODELABEL(ecs))))
22 ((struct peci_regs *)(DT_REG_ADDR(DT_NODELABEL(peci0))))
24 ((struct pcr_regs *)(DT_REG_ADDR(DT_NODELABEL(pcr))))
26 ((struct tfdp_regs *)(DT_REG_ADDR(DT_NODELABEL(tfdp0))))
28 ((struct uart_regs *)(DT_REG_ADDR(DT_NODELABEL(uart0))))
30 ((struct uart_regs *)(DT_REG_ADDR(DT_NODELABEL(uart1))))
34 ((uintptr_t)(DT_REG_ADDR(DT_NODELABEL(bbram))))
36 #define BTMR16_0_ADDR DT_REG_ADDR(DT_NODELABEL(timer0))
[all …]
/Zephyr-latest/drivers/pinctrl/
Dpinctrl_rv32m1.c17 (PORT_Type *)DT_REG_ADDR(DT_NODELABEL(porta)),
18 (PORT_Type *)DT_REG_ADDR(DT_NODELABEL(portb)),
19 (PORT_Type *)DT_REG_ADDR(DT_NODELABEL(portc)),
20 (PORT_Type *)DT_REG_ADDR(DT_NODELABEL(portd)),
21 (PORT_Type *)DT_REG_ADDR(DT_NODELABEL(porte)),
Dpinctrl_nxp_port.c19 (PORT_Type *)DT_REG_ADDR(DT_NODELABEL(porta)),
20 (PORT_Type *)DT_REG_ADDR(DT_NODELABEL(portb)),
21 (PORT_Type *)DT_REG_ADDR(DT_NODELABEL(portc)),
23 (PORT_Type *)DT_REG_ADDR(DT_NODELABEL(portd)),
26 (PORT_Type *)DT_REG_ADDR(DT_NODELABEL(porte)),
29 (PORT_Type *)DT_REG_ADDR(DT_NODELABEL(portf)),
/Zephyr-latest/soc/nxp/imx/imx8m/a53/
Dmmu_regions.c24 DT_REG_ADDR(DT_NODELABEL(ccm)),
29 DT_REG_ADDR(DT_NODELABEL(ana_pll)),
34 DT_REG_ADDR(DT_NODELABEL(iomuxc)),
39 DT_REG_ADDR(DT_NODELABEL(rdc)),
/Zephyr-latest/soc/intel/intel_adsp/cavs/include/cavs25/
Dadsp_memory.h12 #define L2_SRAM_BASE (DT_REG_ADDR(DT_NODELABEL(sram0)))
15 #define LP_SRAM_BASE (DT_REG_ADDR(DT_NODELABEL(sram1)))
33 #define L3_MEM_BASE_ADDR (DT_REG_ADDR(DT_NODELABEL(imr1)))
91 #define L2_HSBPM_BASE (DT_REG_ADDR(DT_NODELABEL(hsbpm)))
98 #define L2_LSBPM_BASE (DT_REG_ADDR(DT_NODELABEL(lsbpm)))
/Zephyr-latest/tests/subsys/mem_mgmt/mem_attr_heap/src/
Dmain.c12 #define ADDR_MEM_CACHE DT_REG_ADDR(DT_NODELABEL(mem_cache))
13 #define ADDR_MEM_CACHE_SW DT_REG_ADDR(DT_NODELABEL(mem_cache_sw))
14 #define ADDR_MEM_NON_CACHE_SW DT_REG_ADDR(DT_NODELABEL(mem_noncache_sw))
15 #define ADDR_MEM_DMA_SW DT_REG_ADDR(DT_NODELABEL(mem_dma_sw))
16 #define ADDR_MEM_CACHE_BIG_SW DT_REG_ADDR(DT_NODELABEL(mem_cache_sw_big))
17 #define ADDR_MEM_CACHE_DMA_SW DT_REG_ADDR(DT_NODELABEL(mem_cache_cache_dma_multi))
/Zephyr-latest/soc/intel/intel_adsp/ace/
Dasm_memory_management.h18 movi \az, DT_REG_ADDR(DT_NODELABEL(hsbcap))
26 movi \az, DT_REG_ADDR(DT_NODELABEL(lsbpm))
44 movi \au, DT_REG_ADDR(DT_NODELABEL(hsbcap))
51 movi \az, DT_REG_ADDR(DT_NODELABEL(hsbpm))
/Zephyr-latest/soc/intel/intel_socfpga/agilex/
Dmmu_regions.c15 DT_REG_ADDR(DT_NODELABEL(sysmgr)),
20 DT_REG_ADDR(DT_NODELABEL(clock)),
25 DT_REG_ADDR(DT_NODELABEL(uart0)),
/Zephyr-latest/soc/infineon/cat1b/cyw20829/
Dapp_header.c41 .boot_strap_addr = DT_REG_ADDR(DT_NODELABEL(bootstrap_region)) -
42 DT_REG_ADDR(DT_NODELABEL(flash0)),
43 .boot_strap_dst_addr = DT_REG_ADDR(DT_NODELABEL(sram_bootstrap)),
/Zephyr-latest/soc/intel/intel_socfpga/agilex5/
Dmmu_regions.c12 DT_REG_ADDR(DT_NODELABEL(clock)),
18 DT_REG_ADDR(DT_NODELABEL(sysmgr)),
38 DT_REG_ADDR(DT_NODELABEL(its)),
/Zephyr-latest/soc/intel/intel_adsp/common/include/
Dintel_adsp_ipc_devtree.h28 #define INTEL_ADSP_IPC_REG_ADDRESS DT_REG_ADDR(INTEL_ADSP_IPC_HOST_DTNODE)
40 #define INTEL_ADSP_IDC_REG_ADDRESS DT_REG_ADDR(INTEL_ADSP_IDC_DTNODE)
/Zephyr-latest/drivers/clock_control/
Dclock_stm32_mco.c44 DT_REG_ADDR(DT_NODELABEL(rcc)) + STM32_MCO_CFGR_REG_GET(pclken->enr), in stm32_mco_init()
48 DT_REG_ADDR(DT_NODELABEL(rcc)) + STM32_MCO_CFGR_REG_GET(pclken->enr), in stm32_mco_init()
55 DT_REG_ADDR(DT_NODELABEL(rcc)) + STM32_MCO_CFGR_REG_GET(config->prescaler), in stm32_mco_init()
59 DT_REG_ADDR(DT_NODELABEL(rcc)) + STM32_MCO_CFGR_REG_GET(config->prescaler), in stm32_mco_init()
/Zephyr-latest/soc/intel/raptor_lake/
Dsoc.h34 #define X86_SOC_EARLY_SERIAL_PCIDEV DT_REG_ADDR(DT_CHOSEN(zephyr_console))
36 #define X86_SOC_EARLY_SERIAL_MMIO8_ADDR DT_REG_ADDR(DT_CHOSEN(zephyr_console))

12345678910>>...16