Home
last modified time | relevance | path

Searched refs:kSCG_SysClkDivBy2 (Results 1 – 25 of 47) sorted by relevance

12

/hal_nxp-3.5.0/mcux/mcux-sdk/boards/evkmcimx7ulp/project_template/
Dclock_config.c118 .divSlow = kSCG_SysClkDivBy2, /* Slow clock divider. */
133 .divBus = kSCG_SysClkDivBy2, /* Bus clock divider. */
147 .divCore = kSCG_SysClkDivBy2, /* Core clock divider. */
149 .divBus = kSCG_SysClkDivBy2, /* Bus clock divider. */
166 .divSlow = kSCG_SysClkDivBy2, /* Slow clock divider. */
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U3/project_template/
Dclock_config.c118 .divSlow = kSCG_SysClkDivBy2, /* Slow clock divider. */
133 .divBus = kSCG_SysClkDivBy2, /* Bus clock divider. */
147 .divCore = kSCG_SysClkDivBy2, /* Core clock divider. */
149 .divBus = kSCG_SysClkDivBy2, /* Bus clock divider. */
166 .divSlow = kSCG_SysClkDivBy2, /* Slow clock divider. */
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U5/project_template/
Dclock_config.c118 .divSlow = kSCG_SysClkDivBy2, /* Slow clock divider. */
133 .divBus = kSCG_SysClkDivBy2, /* Bus clock divider. */
147 .divCore = kSCG_SysClkDivBy2, /* Core clock divider. */
149 .divBus = kSCG_SysClkDivBy2, /* Bus clock divider. */
166 .divSlow = kSCG_SysClkDivBy2, /* Slow clock divider. */
/hal_nxp-3.5.0/mcux/mcux-sdk/boards/twrke18f/
Dclock_config.c160 .divBus = kSCG_SysClkDivBy2, /* Bus Clock Divider: divided by 2 */
161 .divCore = kSCG_SysClkDivBy2, /* Core Clock Divider: divided by 2 */
272 .divBus = kSCG_SysClkDivBy2, /* Bus Clock Divider: divided by 2 */
392 .divBus = kSCG_SysClkDivBy2, /* Bus Clock Divider: divided by 2 */
/hal_nxp-3.5.0/mcux/mcux-sdk/boards/twrke18f/project_template/
Dclock_config.c167 .divBus = kSCG_SysClkDivBy2, /* Bus Clock Divider: divided by 2 */
168 .divCore = kSCG_SysClkDivBy2, /* Core Clock Divider: divided by 2 */
278 .divBus = kSCG_SysClkDivBy2, /* Bus Clock Divider: divided by 2 */
407 .divBus = kSCG_SysClkDivBy2, /* Bus Clock Divider: divided by 2 */
/hal_nxp-3.5.0/mcux/mcux-sdk/boards/evkmcimx7ulp/
Dclock_config.c108 .divSlow = kSCG_SysClkDivBy2, /* Slow clock divider. */
124 .divBus = kSCG_SysClkDivBy2, /* Bus clock divider. */
158 .divBus = kSCG_SysClkDivBy2, /* Bus clock divider. */
175 .divSlow = kSCG_SysClkDivBy2, /* Slow clock divider. */
/hal_nxp-3.5.0/mcux/mcux-sdk/boards/frdmk32l3a6/project_template/
Dclock_config.c143 .divSlow = kSCG_SysClkDivBy2, /* Slow Clock Divider: divided by 2 */
347 .divBus = kSCG_SysClkDivBy2, /* Bus Clock Divider: divided by 2 */
349 .divCore = kSCG_SysClkDivBy2, /* Core Clock Divider: divided by 2 */
/hal_nxp-3.5.0/mcux/mcux-sdk/boards/frdmk32l3a6/
Dclock_config.c140 .divSlow = kSCG_SysClkDivBy2, /* Slow Clock Divider: divided by 2 */
349 .divBus = kSCG_SysClkDivBy2, /* Bus Clock Divider: divided by 2 */
351 .divCore = kSCG_SysClkDivBy2, /* Core Clock Divider: divided by 2 */
/hal_nxp-3.5.0/mcux/mcux-sdk/boards/frdmke16z/
Dclock_config.c161 .divSlow = kSCG_SysClkDivBy2, /* Slow Clock Divider: divided by 2 */
270 .divCore = kSCG_SysClkDivBy2, /* Core Clock Divider: divided by 2 */
/hal_nxp-3.5.0/mcux/mcux-sdk/boards/frdmke16z/project_template/
Dclock_config.c157 .divSlow = kSCG_SysClkDivBy2, /* Slow Clock Divider: divided by 2 */
260 .divCore = kSCG_SysClkDivBy2, /* Core Clock Divider: divided by 2 */
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE15Z4/project_template/
Dclock_config.c131 .divSlow = kSCG_SysClkDivBy2, /* Slow Clock Divider: divided by 2 */
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE12Z7/project_template/
Dclock_config.c132 .divSlow = kSCG_SysClkDivBy2, /* Slow Clock Divider: divided by 2 */
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE13Z7/project_template/
Dclock_config.c132 .divSlow = kSCG_SysClkDivBy2, /* Slow Clock Divider: divided by 2 */
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE14Z4/project_template/
Dclock_config.c131 .divSlow = kSCG_SysClkDivBy2, /* Slow Clock Divider: divided by 2 */
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE14Z7/project_template/
Dclock_config.c132 .divSlow = kSCG_SysClkDivBy2, /* Slow Clock Divider: divided by 2 */
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE17Z7/project_template/
Dclock_config.c132 .divSlow = kSCG_SysClkDivBy2, /* Slow Clock Divider: divided by 2 */
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE16Z4/project_template/
Dclock_config.c131 .divSlow = kSCG_SysClkDivBy2, /* Slow Clock Divider: divided by 2 */
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE15Z7/project_template/
Dclock_config.c132 .divSlow = kSCG_SysClkDivBy2, /* Slow Clock Divider: divided by 2 */
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L3A60/project_template/
Dclock_config.c125 .divSlow = kSCG_SysClkDivBy2, /* Slow Clock Divider: divided by 2 */
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE16F16/project_template/
Dclock_config.c135 .divSlow = kSCG_SysClkDivBy2, /* Slow Clock Divider: divided by 2 */
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE14F16/project_template/
Dclock_config.c135 .divSlow = kSCG_SysClkDivBy2, /* Slow Clock Divider: divided by 2 */
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE18F16/project_template/
Dclock_config.c135 .divSlow = kSCG_SysClkDivBy2, /* Slow Clock Divider: divided by 2 */
/hal_nxp-3.5.0/mcux/mcux-sdk/middleware/issdk/boardkit/frdm-k32w042/
Dclock_config.c129 .divSlow = kSCG_SysClkDivBy2, /* Slow Clock Divider: divided by 2 */
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L2A41A/project_template/
Dclock_config.c144 .divSlow = kSCG_SysClkDivBy2, /* Slow Clock Divider: divided by 2 */
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L2A31A/project_template/
Dclock_config.c144 .divSlow = kSCG_SysClkDivBy2, /* Slow Clock Divider: divided by 2 */

12