Home
last modified time | relevance | path

Searched refs:INTENCLR (Results 1 – 24 of 24) sorted by relevance

/hal_microchip-latest/pic32c/pic32cxsg/include/fixups/component/
Dtc_component_fixup_pic32cxsg.h356 …__IO TC_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x08 (R/W 8) Interrupt Enable Cle… member
382 …__IO TC_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x08 (R/W 8) Interrupt Enable Cle… member
406 …__IO TC_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x08 (R/W 8) Interrupt Enable Cle… member
Dtrng_component_fixup_pic32cxsg.h85 …__IO TRNG_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x08 (R/W 8) Interrupt Enable Cle… member
Dramecc_component_fixup_pic32cxsg.h83 …__IO RAMECC_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x0 (R/W 8) Interrupt Enable Clea… member
Dwdt_component_fixup_pic32cxsg.h111 …__IO WDT_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x4 (R/W 8) Interrupt Enable Clea… member
Dfreqm_component_fixup_pic32cxsg.h119 …__IO FREQM_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x08 (R/W 8) Interrupt Enable Cle… member
Dpm_component_fixup_pic32cxsg.h119 …__IO PM_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x04 (R/W 8) Interrupt Enable Cle… member
Dosc32kctrl_component_fixup_pic32cxsg.h139 …__IO OSC32KCTRL_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x00 (R/W 32) Interrupt Enable Cle… member
Daes_component_fixup_pic32cxsg.h160 …__IO AES_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x05 (R/W 8) Interrupt Enable Cle… member
Dsupc_component_fixup_pic32cxsg.h181 …__IO SUPC_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x00 (R/W 32) Interrupt Enable Cle… member
Deic_component_fixup_pic32cxsg.h194 …__IO EIC_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x0C (R/W 32) Interrupt Enable Cle… member
Ddac_component_fixup_pic32cxsg.h224 …__IO DAC_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x04 (R/W 8) Interrupt Enable Cle… member
Dqspi_component_fixup_pic32cxsg.h222 …__IO QSPI_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x14 (R/W 32) Interrupt Enable Cle… member
Dmclk_component_fixup_pic32cxsg.h201 …__IO MCLK_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x01 (R/W 8) Interrupt Enable Cle… member
Drtc_component_fixup_pic32cxsg.h848 …__IO RTC_MODE0_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x08 (R/W 16) MODE0 Interrupt Enab… member
876 …__IO RTC_MODE1_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x08 (R/W 16) MODE1 Interrupt Enab… member
906 …__IO RTC_MODE2_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x08 (R/W 16) MODE2 Interrupt Enab… member
Dsercom_component_fixup_pic32cxsg.h1208 …__IO SERCOM_I2CM_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x14 (R/W 8) I2CM Interrupt Enabl… member
1230 …__IO SERCOM_I2CS_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x14 (R/W 8) I2CS Interrupt Enabl… member
1252 …__IO SERCOM_SPI_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x14 (R/W 8) SPI Interrupt Enable… member
1277 …__IO SERCOM_USART_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x14 (R/W 8) USART Interrupt Ena… member
Dnvmctrl_component_fixup_pic32cxsg.h243 …__IO NVMCTRL_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x0C (R/W 16) Interrupt Enable Cle… member
Dac_component_fixup_pic32cxsg.h262 …__IO AC_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x04 (R/W 8) Interrupt Enable Cle… member
Di2s_component_fixup_pic32cxsg.h270 …__IO I2S_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x0C (R/W 16) Interrupt Enable Cle… member
Dpdec_component_fixup_pic32cxsg.h305 …__IO PDEC_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x08 (R/W 8) Interrupt Enable Cle… member
Dadc_component_fixup_pic32cxsg.h351 …__IO ADC_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x2C (R/W 8) Interrupt Enable Cle… member
Dusb_component_fixup_pic32cxsg.h848 …__IO USB_DEVICE_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x014 (R/W 16) DEVICE Device Inter… member
880 …__IO USB_HOST_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x014 (R/W 16) HOST Host Interrupt… member
Doscctrl_component_fixup_pic32cxsg.h352 …__IO OSCCTRL_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x04 (R/W 32) Interrupt Enable Cle… member
Dpac_component_fixup_pic32cxsg.h287 …__IO PAC_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x08 (R/W 8) Interrupt enable cle… member
Dtcc_component_fixup_pic32cxsg.h650 …__IO TCC_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x24 (R/W 32) Interrupt Enable Cle… member