Home
last modified time | relevance | path

Searched refs:cache_ctrl (Results 1 – 19 of 19) sorted by relevance

/hal_adi-latest/MAX/Libraries/PeriphDrivers/Source/SRCC/
Dsrcc_reva.c56 srcc->cache_ctrl |= MXC_F_SRCC_REVA_CACHE_CTRL_CACHE_EN; in MXC_SRCC_RevA_Enable()
61 srcc->cache_ctrl &= ~MXC_F_SRCC_REVA_CACHE_CTRL_CACHE_EN; in MXC_SRCC_RevA_Disable()
66 srcc->cache_ctrl |= MXC_F_SRCC_REVA_CACHE_CTRL_WRITE_ALLOC_EN; in MXC_SRCC_RevA_WriteAllocateEnable()
71 srcc->cache_ctrl &= ~MXC_F_SRCC_REVA_CACHE_CTRL_WRITE_ALLOC_EN; in MXC_SRCC_RevA_WriteAllocateDisable()
76 srcc->cache_ctrl &= ~MXC_F_SRCC_REVA_CACHE_CTRL_CWFST_DIS; in MXC_SRCC_RevA_CriticalWordFirstEnable()
81 srcc->cache_ctrl |= MXC_F_SRCC_REVA_CACHE_CTRL_CWFST_DIS; in MXC_SRCC_RevA_CriticalWordFirstDisable()
86 return (srcc->cache_ctrl & MXC_F_SRCC_REVA_CACHE_CTRL_CACHE_RDY) >> in MXC_SRCC_RevA_Ready()
Dsrcc_reva_regs.h78 __IO uint32_t cache_ctrl; /**< <tt>\b 0x0100:</tt> SRCC_REVA CACHE_CTRL Register */ member
/hal_adi-latest/MAX/Libraries/PeriphDrivers/Source/EMCC/
Demcc_me10.c94 if (!(MXC_EMCC->cache_ctrl & in MXC_EMCC_CriticalWordFirstEnable()
96 MXC_EMCC->cache_ctrl &= ~MXC_F_EMCC_CACHE_CTRL_CWFST_DIS; in MXC_EMCC_CriticalWordFirstEnable()
103 if (!(MXC_EMCC->cache_ctrl & in MXC_EMCC_CriticalWordFirstDisable()
105 MXC_EMCC->cache_ctrl |= MXC_F_EMCC_CACHE_CTRL_CWFST_DIS; in MXC_EMCC_CriticalWordFirstDisable()
/hal_adi-latest/MAX/Libraries/PeriphDrivers/Source/CORE1/
Dsystem_core1.c76 while (!(MXC_ICC1->cache_ctrl & MXC_F_ICC_CACHE_CTRL_RDY)) {} in SystemInit_Core1()
79 MXC_ICC1->cache_ctrl |= MXC_F_ICC_CACHE_CTRL_EN; in SystemInit_Core1()
80 while (!(MXC_ICC1->cache_ctrl & MXC_F_ICC_CACHE_CTRL_RDY)) {} in SystemInit_Core1()
/hal_adi-latest/MAX/Source/MAX32650/
Dmax32xxx_system.c36 while (!(MXC_ICC->cache_ctrl & MXC_F_ICC_CACHE_CTRL_READY)) {} in max32xx_system_init()
37 MXC_ICC->cache_ctrl |= MXC_F_ICC_CACHE_CTRL_ENABLE; in max32xx_system_init()
38 while (!(MXC_ICC->cache_ctrl & MXC_F_ICC_CACHE_CTRL_READY)) {} in max32xx_system_init()
/hal_adi-latest/MAX/Source/MAX32665/
Dmax32xxx_system.c79 while (!(MXC_ICC0->cache_ctrl & MXC_F_ICC_CACHE_CTRL_RDY)) {} in max32xx_system_init()
80 MXC_ICC0->cache_ctrl |= MXC_F_ICC_CACHE_CTRL_EN; in max32xx_system_init()
81 while (!(MXC_ICC0->cache_ctrl & MXC_F_ICC_CACHE_CTRL_RDY)) {} in max32xx_system_init()
/hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32665/Source/
Dsystem_max32665.c173 while (!(MXC_ICC0->cache_ctrl & MXC_F_ICC_CACHE_CTRL_RDY)) {} in SystemInit()
174 MXC_ICC0->cache_ctrl |= MXC_F_ICC_CACHE_CTRL_EN; in SystemInit()
175 while (!(MXC_ICC0->cache_ctrl & MXC_F_ICC_CACHE_CTRL_RDY)) {} in SystemInit()
/hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32650/Source/
Dsystem_max32650.c138 while (!(MXC_ICC->cache_ctrl & MXC_F_ICC_CACHE_CTRL_READY)) {} in SystemInit()
139 MXC_ICC->cache_ctrl |= MXC_F_ICC_CACHE_CTRL_ENABLE; in SystemInit()
140 while (!(MXC_ICC->cache_ctrl & MXC_F_ICC_CACHE_CTRL_READY)) {} in SystemInit()
/hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32660/Include/
Dicc_regs.h80 __IO uint32_t cache_ctrl; /**< <tt>\b 0x0100:</tt> ICC CACHE_CTRL Register */ member
/hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32665/Include/
Dicc_regs.h80 __IO uint32_t cache_ctrl; /**< <tt>\b 0x0100:</tt> ICC CACHE_CTRL Register */ member
Dsrcc_regs.h80 __IO uint32_t cache_ctrl; /**< <tt>\b 0x0100:</tt> SRCC CACHE_CTRL Register */ member
/hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32520/Include/
Dicc_regs.h80 __IO uint32_t cache_ctrl; /**< <tt>\b 0x0100:</tt> ICC CACHE_CTRL Register */ member
/hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32570/Include/
Dicc_regs.h79 __IO uint32_t cache_ctrl; /**< <tt>\b 0x0100:</tt> ICC CACHE_CTRL Register */ member
Dsrcc_regs.h79 __IO uint32_t cache_ctrl; /**< <tt>\b 0x0100:</tt> SRCC CACHE_CTRL Register */ member
/hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32650/Include/
Dicc_regs.h80 __IO uint32_t cache_ctrl; /**< <tt>\b 0x0100:</tt> ICC CACHE_CTRL Register */ member
Demcc_regs.h80 __IO uint32_t cache_ctrl; /**< <tt>\b 0x0100:</tt> EMCC CACHE_CTRL Register */ member
/hal_adi-latest/MAX/Libraries/PeriphDrivers/Source/FLC/
Dflc_me13.c56 if (MXC_ICC->cache_ctrl & MXC_F_ICC_CACHE_CTRL_EN) { in MXC_FLC_ME13_Flash_Operation()
60 if (MXC_SFCC->cache_ctrl & MXC_F_ICC_CACHE_CTRL_EN) { in MXC_FLC_ME13_Flash_Operation()
Dflc_es17.c48 MXC_ICC->cache_ctrl ^= MXC_F_ICC_CACHE_CTRL_CACHE_EN; in MXC_FLC_Flash_Operation()
49 MXC_ICC->cache_ctrl ^= MXC_F_ICC_CACHE_CTRL_CACHE_EN; in MXC_FLC_Flash_Operation()
/hal_adi-latest/MAX/Libraries/PeriphDrivers/Source/LP/
Dlp_me14.c561 if (MXC_ICC0->cache_ctrl & MXC_F_ICC_CACHE_CTRL_EN) in save_preDeepSleep_state()
566 if (MXC_ICC1->cache_ctrl & MXC_F_ICC_CACHE_CTRL_EN) in save_preDeepSleep_state()