Home
last modified time | relevance | path

Searched defs:HoldSetupTime (Results 1 – 12 of 12) sorted by relevance

/hal_stm32-3.5.0/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_ll_fmc.h336 uint32_t HoldSetupTime; /*!< Defines the number of HCLK clock cycles to hold address member
/hal_stm32-3.5.0/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_fmc.h328 uint32_t HoldSetupTime; /*!< Defines the number of HCLK clock cycles to hold address member
/hal_stm32-3.5.0/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_fmc.h311 uint32_t HoldSetupTime; /*!< Defines the number of HCLK clock cycles to hold address member
/hal_stm32-3.5.0/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_ll_fmc.h311 uint32_t HoldSetupTime; /*!< Defines the number of HCLK clock cycles to hold address member
/hal_stm32-3.5.0/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_fmc.h306 uint32_t HoldSetupTime; /*!< Defines the number of HCLK clock cycles to hold address member
/hal_stm32-3.5.0/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_ll_fsmc.h279 uint32_t HoldSetupTime; /*!< Defines the number of HCLK clock cycles to hold address member
/hal_stm32-3.5.0/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_ll_fsmc.h311 uint32_t HoldSetupTime; /*!< Defines the number of HCLK clock cycles to hold address member
/hal_stm32-3.5.0/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_ll_fsmc.h327 uint32_t HoldSetupTime; /*!< Defines the number of HCLK clock cycles to hold address member
Dstm32f4xx_ll_fmc.h392 uint32_t HoldSetupTime; /*!< Defines the number of HCLK clock cycles to hold address member
/hal_stm32-3.5.0/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_fmc.h340 uint32_t HoldSetupTime; /*!< Defines the number of HCLK clock cycles to hold address member
/hal_stm32-3.5.0/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_ll_fmc.h340 uint32_t HoldSetupTime; /*!< Defines the number of HCLK clock cycles to hold address member
/hal_stm32-3.5.0/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_fmc.h362 uint32_t HoldSetupTime; /*!< Defines the number of HCLK clock cycles to hold address member