Searched refs:DT_INST_CLOCKS_CTLR (Results 1 – 25 of 140) sorted by relevance
123456
| /Zephyr-latest/drivers/ethernet/eth_nxp_enet_qos/ |
| D | eth_nxp_enet_qos.c | 35 .clock_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(n)), \
|
| /Zephyr-latest/drivers/misc/pio_rpi_pico/ |
| D | pio_rpi_pico.c | 65 .clk_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(idx)), \
|
| /Zephyr-latest/drivers/clock_control/ |
| D | clock_control_si32_apb.c | 75 .clock_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(0)),
|
| D | clock_control_si32_ahb.c | 98 .clock_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(0)),
|
| D | clock_control_nrf_auxpll.c | 129 .ref_clk_hz = DT_PROP(DT_INST_CLOCKS_CTLR(n), clock_frequency), \
|
| /Zephyr-latest/drivers/dac/ |
| D | dac_esp32.c | 88 .clock_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(id)), \
|
| /Zephyr-latest/drivers/entropy/ |
| D | entropy_max32.c | 83 .clock = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(0)),
|
| /Zephyr-latest/include/zephyr/devicetree/ |
| D | clocks.h | 301 #define DT_INST_CLOCKS_CTLR(inst) DT_INST_CLOCKS_CTLR_BY_IDX(inst, 0) macro
|
| /Zephyr-latest/drivers/timer/ |
| D | rcar_cmt_timer.c | 98 clk = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(0)); in sys_clock_driver_init()
|
| /Zephyr-latest/drivers/mdio/ |
| D | mdio_nxp_imx_netc.c | 93 .clock_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(n)), \
|
| D | mdio_nxp_s32_gmac.c | 165 .clock_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(n)), \
|
| /Zephyr-latest/drivers/pinctrl/ |
| D | pinctrl_nxp_port.c | 89 .clock_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(n)), \
|
| /Zephyr-latest/drivers/serial/ |
| D | uart_wch_usart.c | 132 .clock_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(idx)), \
|
| D | uart_pl011.c | 601 COND_CODE_1(DT_NODE_HAS_COMPAT(DT_INST_CLOCKS_CTLR(n), fixed_clock), (), \
602 (.clock_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(n)), \
680 COND_CODE_1(DT_NODE_HAS_COMPAT(DT_INST_CLOCKS_CTLR(n), fixed_clock), \
|
| D | serial_esp32_usb.c | 275 .clock_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(0)),
|
| /Zephyr-latest/drivers/gpio/ |
| D | wch_gpio_ch32v00x.c | 134 .clock_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(idx)), \
|
| /Zephyr-latest/drivers/w1/ |
| D | w1_max32.c | 195 .clock = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(_num)), \
|
| /Zephyr-latest/drivers/watchdog/ |
| D | xt_wdt_esp32.c | 160 .clock_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(0)),
|
| D | wdt_mcux_wdog.c | 170 .clock_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(0)),
|
| D | wdt_rpi_pico.c | 184 .clk_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(idx)), \
|
| /Zephyr-latest/drivers/interrupt_controller/ |
| D | intc_rv32m1_intmux.c | 147 .clock_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(0)),
|
| /Zephyr-latest/drivers/pwm/ |
| D | pwm_mcux_qtmr.c | 165 .clock_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(n)), \
|
| /Zephyr-latest/drivers/counter/ |
| D | counter_esp32_rtc.c | 207 .clock_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(0)),
|
| D | timer_dtmr_cmsdk_apb.c | 151 const struct device *const clk = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(0)); in dtmr_cmsdk_apb_init()
|
| D | timer_tmr_cmsdk_apb.c | 151 const struct device *const clk = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(0)); in tmr_cmsdk_apb_init()
|
123456
