Searched refs:bits (Results 601 – 625 of 680) sorted by relevance
1...<<2122232425262728
| /Zephyr-latest/boards/espressif/esp32c6_devkitc/doc/ |
| D | index.rst | 77 - 4-Kbit OTP, up to 1792 bits for users
|
| /Zephyr-latest/boards/espressif/esp32s3_devkitm/doc/ |
| D | index.rst | 68 - 4-Kbit OTP, up to 1792 bits for users
|
| /Zephyr-latest/dts/arm/st/f3/ |
| D | stm32f3.dtsi | 479 arm,num-irq-priority-bits = <4>;
|
| /Zephyr-latest/kernel/ |
| D | Kconfig | 213 This option enables the bits to clean up the current thread if
220 This option allows each thread to store 32 bits of custom data,
844 frequency exceeds 64 bits. Second algorithm prevents that. Faster
846 source frequency domain multiplied by target frequency fits in 64 bits.
|
| /Zephyr-latest/arch/xtensa/core/ |
| D | README_MMU.txt | 53 10 bits with the bottom two bits set to zero" (i.e. the page frame
|
| /Zephyr-latest/drivers/flash/ |
| D | flash_stm32_ospi.c | 2586 .enr = DT_CLOCKS_CELL_BY_NAME(STM32_OSPI_NODE, ospix, bits)},
2589 .enr = DT_CLOCKS_CELL_BY_NAME(STM32_OSPI_NODE, ospi_ker, bits)},
2593 .enr = DT_CLOCKS_CELL_BY_NAME(STM32_OSPI_NODE, ospi_mgr, bits)},
|
| /Zephyr-latest/dts/arm/microchip/ |
| D | mec5.dtsi | 643 arm,num-irq-priority-bits = <3>;
|
| /Zephyr-latest/subsys/fs/ |
| D | Kconfig.fatfs | 97 of `get_fattime`. Format of the uint32_t bits are as follows:
|
| /Zephyr-latest/subsys/net/ip/ |
| D | Kconfig.tcp | 102 Only 5 bits are dedicated for the retransmission count, so accepted
|
| /Zephyr-latest/dts/arm/nuvoton/npcx/ |
| D | npcx4.dtsi | 9 /* npcx4 series mapping table between MIWU wui bits and source device */
|
| /Zephyr-latest/dts/arm/nxp/ |
| D | nxp_k6x.dtsi | 582 arm,num-irq-priority-bits = <4>;
|
| D | nxp_ke1xf.dtsi | 608 arm,num-irq-priority-bits = <4>;
|
| /Zephyr-latest/drivers/pwm/ |
| D | pwm_stm32.c | 880 .enr = DT_CLOCKS_CELL(PWM(index), bits) \
|
| /Zephyr-latest/drivers/dma/ |
| D | dma_stm32_bdma.c | 873 .enr = DT_INST_CLOCKS_CELL(index, bits) }, \
|
| D | dma_stm32u5.c | 777 .enr = DT_INST_CLOCKS_CELL(index, bits) }, \
|
| /Zephyr-latest/include/zephyr/drivers/clock_control/ |
| D | stm32_clock_control.h | 446 .enr = DT_CLOCKS_CELL_BY_IDX(node_id, clk_index, bits), \
|
| /Zephyr-latest/boards/st/nucleo_u575zi_q/doc/ |
| D | index.rst | 99 - 14-bit ADC 2.5-Msps, resolution up to 16 bits with hardware oversampling
|
| /Zephyr-latest/dts/arm/st/l4/ |
| D | stm32l4.dtsi | 561 arm,num-irq-priority-bits = <4>;
|
| /Zephyr-latest/dts/arm/st/u0/ |
| D | stm32u0.dtsi | 550 arm,num-irq-priority-bits = <2>;
|
| /Zephyr-latest/dts/arm/st/wba/ |
| D | stm32wba.dtsi | 522 arm,num-irq-priority-bits = <4>;
|
| /Zephyr-latest/dts/arm/st/g0/ |
| D | stm32g0.dtsi | 497 arm,num-irq-priority-bits = <2>;
|
| /Zephyr-latest/dts/arm/renesas/ra/ra6/ |
| D | ra6-cm4-common.dtsi | 595 arm,num-irq-priority-bits = <4>;
|
| /Zephyr-latest/subsys/bluetooth/host/ |
| D | Kconfig | 974 bool "Use 16 bits signed integer IQ samples in connectionless IQ reports"
978 sampling of CTE. Bluetooth 5.3 Core Specification defines IQ samples to be 8 bits signed
984 bool "Use 16 bits signed integer IQ samples in connection IQ reports"
988 sampling of CTE. Bluetooth 5.3 Core Specification defines IQ samples to be 8 bits signed
|
| /Zephyr-latest/doc/hardware/pinctrl/ |
| D | index.rst | 28 depending on the ``AF`` control bits. Other configuration parameters such as
29 pull-up/down are controlled in the same block via ``CONFIG`` bits. This model is
|
| /Zephyr-latest/dts/arm/gd/gd32f4xx/ |
| D | gd32f4xx.dtsi | 649 arm,num-irq-priority-bits = <4>;
|
1...<<2122232425262728
