Home
last modified time | relevance | path

Searched refs:TSC_IOSCR_G8_IO1_Pos (Results 1 – 25 of 58) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f058xx.h5755 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
5756 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32f051x8.h5786 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
5787 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32f071xb.h6339 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
6340 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32f042x6.h9561 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
9562 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32f048xx.h9525 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
9526 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32f072xb.h10136 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
10137 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32f091xc.h10793 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
10794 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32f098xx.h10760 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
10761 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32f078xx.h10106 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
10107 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l052xx.h6312 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
6313 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32l062xx.h6449 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
6450 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32l053xx.h6471 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
6472 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32l072xx.h6608 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
6609 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32l073xx.h6767 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
6768 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32l083xx.h6904 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
6905 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32l063xx.h6606 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
6607 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32l082xx.h6745 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
6746 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h7573 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
7574 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32f318xx.h7560 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
7561 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32f378xx.h10649 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
10650 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32f373xc.h10751 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
10752 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32f302x8.h11204 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
11205 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32f328xx.h11036 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
11037 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32f302xc.h11486 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
11487 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */
Dstm32f303x8.h11066 #define TSC_IOSCR_G8_IO1_Pos (28U) macro
11067 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */

123