Home
last modified time | relevance | path

Searched refs:TIM_DTR2_DTAE (Results 1 – 25 of 38) sorted by relevance

12

/hal_stm32-3.5.0/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_tim.h4433 SET_BIT(TIMx->DTR2, TIM_DTR2_DTAE); in LL_TIM_EnableAsymmetricalDeadTime()
4446 CLEAR_BIT(TIMx->DTR2, TIM_DTR2_DTAE); in LL_TIM_DisableAsymmetricalDeadTime()
4459 return ((READ_BIT(TIMx->DTR2, TIM_DTR2_DTAE) == (TIM_DTR2_DTAE)) ? 1UL : 0UL); in LL_TIM_IsEnabledAsymmetricalDeadTime()
/hal_stm32-3.5.0/stm32cube/stm32wbaxx/drivers/include/
Dstm32wbaxx_ll_tim.h4283 SET_BIT(TIMx->DTR2, TIM_DTR2_DTAE); in LL_TIM_EnableAsymmetricalDeadTime()
4296 CLEAR_BIT(TIMx->DTR2, TIM_DTR2_DTAE); in LL_TIM_DisableAsymmetricalDeadTime()
4309 return ((READ_BIT(TIMx->DTR2, TIM_DTR2_DTAE) == (TIM_DTR2_DTAE)) ? 1UL : 0UL); in LL_TIM_IsEnabledAsymmetricalDeadTime()
/hal_stm32-3.5.0/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_tim.h4565 SET_BIT(TIMx->DTR2, TIM_DTR2_DTAE); in LL_TIM_EnableAsymmetricalDeadTime()
4578 CLEAR_BIT(TIMx->DTR2, TIM_DTR2_DTAE); in LL_TIM_DisableAsymmetricalDeadTime()
4591 return ((READ_BIT(TIMx->DTR2, TIM_DTR2_DTAE) == (TIM_DTR2_DTAE)) ? 1UL : 0UL); in LL_TIM_IsEnabledAsymmetricalDeadTime()
/hal_stm32-3.5.0/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_tim.h4790 SET_BIT(TIMx->DTR2, TIM_DTR2_DTAE); in LL_TIM_EnableAsymmetricalDeadTime()
4803 CLEAR_BIT(TIMx->DTR2, TIM_DTR2_DTAE); in LL_TIM_DisableAsymmetricalDeadTime()
4816 return ((READ_BIT(TIMx->DTR2, TIM_DTR2_DTAE) == (TIM_DTR2_DTAE)) ? 1UL : 0UL); in LL_TIM_IsEnabledAsymmetricalDeadTime()
/hal_stm32-3.5.0/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_hal_tim_ex.c3016 SET_BIT(htim->Instance->DTR2, TIM_DTR2_DTAE); in HAL_TIMEx_EnableAsymmetricalDeadTime()
3030 CLEAR_BIT(htim->Instance->DTR2, TIM_DTR2_DTAE); in HAL_TIMEx_DisableAsymmetricalDeadTime()
/hal_stm32-3.5.0/stm32cube/stm32wbaxx/drivers/src/
Dstm32wbaxx_hal_tim_ex.c2862 SET_BIT(htim->Instance->DTR2, TIM_DTR2_DTAE); in HAL_TIMEx_EnableAsymmetricalDeadTime()
2876 CLEAR_BIT(htim->Instance->DTR2, TIM_DTR2_DTAE); in HAL_TIMEx_DisableAsymmetricalDeadTime()
/hal_stm32-3.5.0/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_hal_tim_ex.c2952 SET_BIT(htim->Instance->DTR2, TIM_DTR2_DTAE); in HAL_TIMEx_EnableAsymmetricalDeadTime()
2966 CLEAR_BIT(htim->Instance->DTR2, TIM_DTR2_DTAE); in HAL_TIMEx_DisableAsymmetricalDeadTime()
/hal_stm32-3.5.0/stm32cube/stm32g4xx/drivers/src/
Dstm32g4xx_hal_tim_ex.c3209 SET_BIT(htim->Instance->DTR2, TIM_DTR2_DTAE); in HAL_TIMEx_EnableAsymmetricalDeadTime()
3223 CLEAR_BIT(htim->Instance->DTR2, TIM_DTR2_DTAE); in HAL_TIMEx_DisableAsymmetricalDeadTime()
/hal_stm32-3.5.0/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h9062 #define TIM_DTR2_DTAE TIM_DTR2_DTAE_Msk /*!<Deadtime as… macro
Dstm32wba52xx.h13225 #define TIM_DTR2_DTAE TIM_DTR2_DTAE_Msk /*!<Deadtime as… macro
Dstm32wba54xx.h13932 #define TIM_DTR2_DTAE TIM_DTR2_DTAE_Msk /*!<Deadtime as… macro
Dstm32wba55xx.h13950 #define TIM_DTR2_DTAE TIM_DTR2_DTAE_Msk /*!<Deadtime as… macro
/hal_stm32-3.5.0/stm32cube/stm32g4xx/soc/
Dstm32gbk1cb.h10769 #define TIM_DTR2_DTAE TIM_DTR2_DTAE_Msk /*!<Deadtime asymmetric… macro
Dstm32g431xx.h10797 #define TIM_DTR2_DTAE TIM_DTR2_DTAE_Msk /*!<Deadtime asymmetric… macro
Dstm32g441xx.h11027 #define TIM_DTR2_DTAE TIM_DTR2_DTAE_Msk /*!<Deadtime asymmetric… macro
Dstm32g471xx.h11530 #define TIM_DTR2_DTAE TIM_DTR2_DTAE_Msk /*!<Deadtime asymmetric… macro
Dstm32g4a1xx.h11537 #define TIM_DTR2_DTAE TIM_DTR2_DTAE_Msk /*!<Deadtime asymmetric… macro
Dstm32g473xx.h12098 #define TIM_DTR2_DTAE TIM_DTR2_DTAE_Msk /*!<Deadtime asymmetric… macro
Dstm32g491xx.h11307 #define TIM_DTR2_DTAE TIM_DTR2_DTAE_Msk /*!<Deadtime asymmetric… macro
Dstm32g483xx.h12328 #define TIM_DTR2_DTAE TIM_DTR2_DTAE_Msk /*!<Deadtime asymmetric… macro
Dstm32g484xx.h15907 #define TIM_DTR2_DTAE TIM_DTR2_DTAE_Msk /*!<Deadtime asymmetric… macro
Dstm32g474xx.h15677 #define TIM_DTR2_DTAE TIM_DTR2_DTAE_Msk /*!<Deadtime asymmetric… macro
/hal_stm32-3.5.0/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h7895 #define TIM_DTR2_DTAE TIM_DTR2_DTAE_Msk /*!<Deadtime as… macro
/hal_stm32-3.5.0/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h11031 #define TIM_DTR2_DTAE TIM_DTR2_DTAE_Msk /*!<Deadtime as… macro
Dstm32u535xx.h10631 #define TIM_DTR2_DTAE TIM_DTR2_DTAE_Msk /*!<Deadtime as… macro

12