Home
last modified time | relevance | path

Searched refs:kSCG_AsyncClkDisable (Results 1 – 25 of 42) sorted by relevance

12

/hal_nxp-3.5.0/mcux/mcux-sdk/boards/frdmk32l3a6/project_template/
Dclock_config.c74 .div1 = kSCG_AsyncClkDisable, in CLOCK_CONFIG_FircSafeConfig()
151 ….div1 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 1: Clock outp…
152 ….div2 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 2: Clock outp…
167 … .div2 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 2: Clock output is disabled */
168 … .div3 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 3: Clock output is disabled */
250 ….div1 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 1: Clock outp…
251 ….div2 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 2: Clock outp…
265 … .div1 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 1: Clock output is disabled */
266 … .div2 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 2: Clock output is disabled */
267 … .div3 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 3: Clock output is disabled */
[all …]
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L3A60/project_template/
Dclock_config.c71 .div1 = kSCG_AsyncClkDisable, in CLOCK_CONFIG_FircSafeConfig()
134 … .div1 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 1: Clock output is disabled */
135 … .div2 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 2: Clock output is disabled */
136 … .div3 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 3: Clock output is disabled */
142 … .div1 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 1: Clock output is disabled */
143 … .div2 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 2: Clock output is disabled */
144 … .div3 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 3: Clock output is disabled */
151 ….div1 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 1: Clock output is disabl…
152 ….div2 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 2: Clock output is disabl…
153 ….div3 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 3: Clock output is disabl…
/hal_nxp-3.5.0/mcux/mcux-sdk/boards/frdmk32l3a6/
Dclock_config.c74 .div1 = kSCG_AsyncClkDisable, in CLOCK_CONFIG_FircSafeConfig()
149 … .div1 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 1: Clock output is disabled */
150 … .div2 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 2: Clock output is disabled */
167 ….div2 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 2: Clock output is disabl…
168 ….div3 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 3: Clock output is disabl…
249 … .div1 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 1: Clock output is disabled */
250 … .div2 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 2: Clock output is disabled */
267 ….div2 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 2: Clock output is disabl…
268 ….div3 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 3: Clock output is disabl…
366 … .div2 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 2: Clock output is disabled */
[all …]
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE16F16/project_template/
Dclock_config.c72 .div1 = kSCG_AsyncClkDisable, in CLOCK_CONFIG_FircSafeConfig()
145 ….div1 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 1: Clock output is disabled …
146 ….div2 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 2: Clock output is disabled …
152 … .div1 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 1: Clock output is disabled */
153 … .div2 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 2: Clock output is disabled */
159 … .div1 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 1: Clock output is disabled */
160 … .div2 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 2: Clock output is disabled */
168 ….div1 = kSCG_AsyncClkDisable, /* System PLL Clock Divider 1: Clock output is disabled …
169 ….div2 = kSCG_AsyncClkDisable, /* System PLL Clock Divider 2: Clock output is disabled …
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE14F16/project_template/
Dclock_config.c72 .div1 = kSCG_AsyncClkDisable, in CLOCK_CONFIG_FircSafeConfig()
145 ….div1 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 1: Clock output is disabled …
146 ….div2 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 2: Clock output is disabled …
152 … .div1 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 1: Clock output is disabled */
153 … .div2 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 2: Clock output is disabled */
159 … .div1 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 1: Clock output is disabled */
160 … .div2 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 2: Clock output is disabled */
168 ….div1 = kSCG_AsyncClkDisable, /* System PLL Clock Divider 1: Clock output is disabled …
169 ….div2 = kSCG_AsyncClkDisable, /* System PLL Clock Divider 2: Clock output is disabled …
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE18F16/project_template/
Dclock_config.c72 .div1 = kSCG_AsyncClkDisable, in CLOCK_CONFIG_FircSafeConfig()
145 ….div1 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 1: Clock output is disabled …
146 ….div2 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 2: Clock output is disabled …
152 … .div1 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 1: Clock output is disabled */
153 … .div2 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 2: Clock output is disabled */
159 … .div1 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 1: Clock output is disabled */
160 … .div2 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 2: Clock output is disabled */
168 ….div1 = kSCG_AsyncClkDisable, /* System PLL Clock Divider 1: Clock output is disabled …
169 ….div2 = kSCG_AsyncClkDisable, /* System PLL Clock Divider 2: Clock output is disabled …
/hal_nxp-3.5.0/mcux/mcux-sdk/boards/frdmk32l2a4s/
Dclock_config.c88 .div1 = kSCG_AsyncClkDisable, in CLOCK_CONFIG_FircSafeConfig()
196 ….div1 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 1: Clock output is disabled …
204 … .div1 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 1: Clock output is disabled */
220 ….div1 = kSCG_AsyncClkDisable, /* System PLL Clock Divider 1: Clock output is disabled …
221 ….div3 = kSCG_AsyncClkDisable, /* System PLL Clock Divider 3: Clock output is disabled …
443 ….div1 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 1: Clock output is disabled …
444 ….div3 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 3: Clock output is disabled …
451 … .div1 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 1: Clock output is disabled */
452 … .div3 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 3: Clock output is disabled */
458 … .div1 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 1: Clock output is disabled */
[all …]
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L2A41A/project_template/
Dclock_config.c73 .div1 = kSCG_AsyncClkDisable, in CLOCK_CONFIG_FircSafeConfig()
164 ….div1 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 1: Clock output is disabled …
165 ….div3 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 3: Clock output is disabled …
172 … .div1 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 1: Clock output is disabled */
173 … .div3 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 3: Clock output is disabled */
179 … .div1 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 1: Clock output is disabled */
180 … .div3 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 3: Clock output is disabled */
188 ….div1 = kSCG_AsyncClkDisable, /* System PLL Clock Divider 1: Clock output is disabled …
189 ….div3 = kSCG_AsyncClkDisable, /* System PLL Clock Divider 3: Clock output is disabled …
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L2A31A/project_template/
Dclock_config.c73 .div1 = kSCG_AsyncClkDisable, in CLOCK_CONFIG_FircSafeConfig()
164 ….div1 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 1: Clock output is disabled …
165 ….div3 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 3: Clock output is disabled …
172 … .div1 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 1: Clock output is disabled */
173 … .div3 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 3: Clock output is disabled */
179 … .div1 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 1: Clock output is disabled */
180 … .div3 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 3: Clock output is disabled */
188 ….div1 = kSCG_AsyncClkDisable, /* System PLL Clock Divider 1: Clock output is disabled …
189 ….div3 = kSCG_AsyncClkDisable, /* System PLL Clock Divider 3: Clock output is disabled …
/hal_nxp-3.5.0/mcux/mcux-sdk/boards/evkmcimx7ulp/
Dclock_config.c25 .div1 = kSCG_AsyncClkDisable,
26 .div2 = kSCG_AsyncClkDisable,
27 .div3 = kSCG_AsyncClkDisable,
38 .div1 = kSCG_AsyncClkDisable,
39 .div2 = kSCG_AsyncClkDisable,
40 .div3 = kSCG_AsyncClkDisable,
51 .div1 = kSCG_AsyncClkDisable,
52 .div2 = kSCG_AsyncClkDisable,
53 .div3 = kSCG_AsyncClkDisable,
66 .div1 = kSCG_AsyncClkDisable,
[all …]
/hal_nxp-3.5.0/mcux/mcux-sdk/middleware/issdk/boardkit/frdm-k32w042/
Dclock_config.c66 .div1 = kSCG_AsyncClkDisable, in CLOCK_CONFIG_FircSafeConfig()
137 .div1 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 1: Clock output is disabled */
138 .div2 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 2: Clock output is disabled */
139 .div3 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 3: Clock output is disabled */
143 ….div1 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 1: Clock outp…
144 ….div2 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 2: Clock outp…
159 .div2 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 2: Clock output is disabled */
160 .div3 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 3: Clock output is disabled */
/hal_nxp-3.5.0/mcux/mcux-sdk/boards/evkmcimx7ulp/project_template/
Dclock_config.c35 .div1 = kSCG_AsyncClkDisable,
36 .div2 = kSCG_AsyncClkDisable,
37 .div3 = kSCG_AsyncClkDisable,
48 .div1 = kSCG_AsyncClkDisable,
49 .div2 = kSCG_AsyncClkDisable,
50 .div3 = kSCG_AsyncClkDisable,
61 .div1 = kSCG_AsyncClkDisable,
62 .div2 = kSCG_AsyncClkDisable,
63 .div3 = kSCG_AsyncClkDisable,
78 .div3 = kSCG_AsyncClkDisable,
[all …]
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U3/project_template/
Dclock_config.c35 .div1 = kSCG_AsyncClkDisable,
36 .div2 = kSCG_AsyncClkDisable,
37 .div3 = kSCG_AsyncClkDisable,
48 .div1 = kSCG_AsyncClkDisable,
49 .div2 = kSCG_AsyncClkDisable,
50 .div3 = kSCG_AsyncClkDisable,
61 .div1 = kSCG_AsyncClkDisable,
62 .div2 = kSCG_AsyncClkDisable,
63 .div3 = kSCG_AsyncClkDisable,
78 .div3 = kSCG_AsyncClkDisable,
[all …]
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U5/project_template/
Dclock_config.c35 .div1 = kSCG_AsyncClkDisable,
36 .div2 = kSCG_AsyncClkDisable,
37 .div3 = kSCG_AsyncClkDisable,
48 .div1 = kSCG_AsyncClkDisable,
49 .div2 = kSCG_AsyncClkDisable,
50 .div3 = kSCG_AsyncClkDisable,
61 .div1 = kSCG_AsyncClkDisable,
62 .div2 = kSCG_AsyncClkDisable,
63 .div3 = kSCG_AsyncClkDisable,
78 .div3 = kSCG_AsyncClkDisable,
[all …]
/hal_nxp-3.5.0/mcux/mcux-sdk/boards/frdmk32l2a4s/project_template/
Dclock_config.c89 .div1 = kSCG_AsyncClkDisable, in CLOCK_CONFIG_FircSafeConfig()
323 ….div1 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 1: Clock output is disabled …
324 ….div3 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 3: Clock output is disabled …
330 ….div1 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 1: Clock outp…
331 ….div3 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 3: Clock outp…
336 ….div1 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 1: Clock outp…
337 ….div3 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 3: Clock outp…
344 ….div1 = kSCG_AsyncClkDisable, /* System PLL Clock Divider 1: Clock output is disabled …
345 ….div3 = kSCG_AsyncClkDisable, /* System PLL Clock Divider 3: Clock output is disabled …
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE15Z4/project_template/
Dclock_config.c139 ….div2 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 2: Clock output is disabled …
144 ….div2 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 2: Clock outp…
149 .div2 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 2: Clock output is disabled */
155 … .div2 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 2: Clock output is disabled */
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE12Z7/project_template/
Dclock_config.c141 ….div2 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 2: Clock output is disabled …
147 … .div2 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 2: Clock output is disabled */
153 … .div2 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 2: Clock output is disabled */
160 ….div2 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 2: Clock output is disabl…
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE13Z7/project_template/
Dclock_config.c141 ….div2 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 2: Clock output is disabled …
147 … .div2 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 2: Clock output is disabled */
153 … .div2 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 2: Clock output is disabled */
160 ….div2 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 2: Clock output is disabl…
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE14Z4/project_template/
Dclock_config.c139 ….div2 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 2: Clock output is disabled …
144 ….div2 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 2: Clock outp…
149 .div2 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 2: Clock output is disabled */
155 … .div2 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 2: Clock output is disabled */
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE14Z7/project_template/
Dclock_config.c141 ….div2 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 2: Clock output is disabled …
147 … .div2 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 2: Clock output is disabled */
153 … .div2 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 2: Clock output is disabled */
160 ….div2 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 2: Clock output is disabl…
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE17Z7/project_template/
Dclock_config.c141 ….div2 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 2: Clock output is disabled …
147 … .div2 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 2: Clock output is disabled */
153 … .div2 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 2: Clock output is disabled */
160 ….div2 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 2: Clock output is disabl…
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE16Z4/project_template/
Dclock_config.c139 ….div2 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 2: Clock output is disabled …
144 ….div2 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 2: Clock outp…
149 .div2 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 2: Clock output is disabled */
155 … .div2 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 2: Clock output is disabled */
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE15Z7/project_template/
Dclock_config.c141 ….div2 = kSCG_AsyncClkDisable, /* System OSC Clock Divider 2: Clock output is disabled …
147 … .div2 = kSCG_AsyncClkDisable, /* Slow IRC Clock Divider 2: Clock output is disabled */
153 … .div2 = kSCG_AsyncClkDisable, /* Fast IRC Clock Divider 2: Clock output is disabled */
160 ….div2 = kSCG_AsyncClkDisable, /* Low Power FLL Clock Divider 2: Clock output is disabl…
/hal_nxp-3.5.0/mcux/mcux-sdk/middleware/issdk/boardkit/frdm-ke15z/
Dclock_config.c67 .div1 = kSCG_AsyncClkDisable, in CLOCK_CONFIG_FircSafeConfig()
/hal_nxp-3.5.0/mcux/mcux-sdk/boards/twrke18f/
Dclock_config.c72 .div1 = kSCG_AsyncClkDisable, in CLOCK_CONFIG_FircSafeConfig()

12