Home
last modified time | relevance | path

Searched refs:P18_5_TCPWM0_LINE_COMPL514 (Results 1 – 25 of 38) sorted by relevance

12

/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/
Dgpio_tviibe1m_64_lqfp.h919 P18_5_TCPWM0_LINE_COMPL514 = 16, /* Digital Active - tcpwm[0].line_compl[514]:0 */ enumerator
Dgpio_tviibe2m_64_lqfp.h933 P18_5_TCPWM0_LINE_COMPL514 = 16, /* Digital Active - tcpwm[0].line_compl[514]:0 */ enumerator
Dgpio_tviibe4m_64_lqfp.h933 P18_5_TCPWM0_LINE_COMPL514 = 16, /* Digital Active - tcpwm[0].line_compl[514]:0 */ enumerator
Dgpio_tviibe1m_80_lqfp.h1135 P18_5_TCPWM0_LINE_COMPL514 = 16, /* Digital Active - tcpwm[0].line_compl[514]:0 */ enumerator
Dgpio_tviibe2m_80_lqfp.h1160 P18_5_TCPWM0_LINE_COMPL514 = 16, /* Digital Active - tcpwm[0].line_compl[514]:0 */ enumerator
Dgpio_tviibe4m_80_lqfp.h1160 P18_5_TCPWM0_LINE_COMPL514 = 16, /* Digital Active - tcpwm[0].line_compl[514]:0 */ enumerator
Dgpio_tviibe1m_100_lqfp.h1345 P18_5_TCPWM0_LINE_COMPL514 = 16, /* Digital Active - tcpwm[0].line_compl[514]:0 */ enumerator
Dgpio_tviibe2m_100_lqfp.h1377 P18_5_TCPWM0_LINE_COMPL514 = 16, /* Digital Active - tcpwm[0].line_compl[514]:0 */ enumerator
Dgpio_tviibe4m_100_lqfp.h1377 P18_5_TCPWM0_LINE_COMPL514 = 16, /* Digital Active - tcpwm[0].line_compl[514]:0 */ enumerator
Dgpio_tviibe1m_144_lqfp.h1990 P18_5_TCPWM0_LINE_COMPL514 = 16, /* Digital Active - tcpwm[0].line_compl[514]:0 */ enumerator
Dgpio_tviibe2m_144_lqfp.h2048 P18_5_TCPWM0_LINE_COMPL514 = 16, /* Digital Active - tcpwm[0].line_compl[514]:0 */ enumerator
Dgpio_tviibe4m_144_lqfp.h2048 P18_5_TCPWM0_LINE_COMPL514 = 16, /* Digital Active - tcpwm[0].line_compl[514]:0 */ enumerator
/hal_infineon-latest/mtb-hal-cat1/COMPONENT_CAT1A/source/pin_packages/
Dcyhal_tviibe1m_64_lqfp.c497 {2u, 2u, P18_5, P18_5_TCPWM0_LINE_COMPL514},
Dcyhal_tviibe4m_64_lqfp.c524 {2u, 2u, P18_5, P18_5_TCPWM0_LINE_COMPL514},
Dcyhal_tviibe2m_64_lqfp.c524 {2u, 2u, P18_5, P18_5_TCPWM0_LINE_COMPL514},
Dcyhal_tviibe2m_80_lqfp.c612 {2u, 2u, P18_5, P18_5_TCPWM0_LINE_COMPL514},
Dcyhal_tviibe4m_80_lqfp.c612 {2u, 2u, P18_5, P18_5_TCPWM0_LINE_COMPL514},
Dcyhal_tviibe1m_80_lqfp.c573 {2u, 2u, P18_5, P18_5_TCPWM0_LINE_COMPL514},
Dcyhal_tviibe1m_100_lqfp.c656 {2u, 2u, P18_5, P18_5_TCPWM0_LINE_COMPL514},
Dcyhal_tviibe2m_100_lqfp.c704 {2u, 2u, P18_5, P18_5_TCPWM0_LINE_COMPL514},
Dcyhal_tviibe4m_100_lqfp.c704 {2u, 2u, P18_5, P18_5_TCPWM0_LINE_COMPL514},
Dcyhal_tviibe1m_144_lqfp.c856 {2u, 2u, P18_5, P18_5_TCPWM0_LINE_COMPL514},
/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1C/include/
Dgpio_xmc7100_100_teqfp.h1362 P18_5_TCPWM0_LINE_COMPL514 = 16, /* Digital Active - tcpwm[0].line_compl[514]:0 */ enumerator
Dgpio_xmc7100_144_teqfp.h2056 P18_5_TCPWM0_LINE_COMPL514 = 16, /* Digital Active - tcpwm[0].line_compl[514]:0 */ enumerator
/hal_infineon-latest/mtb-hal-cat1/COMPONENT_CAT1C/source/pin_packages/
Dcyhal_xmc7100_100_teqfp.c913 {2u, 2u, P18_5, P18_5_TCPWM0_LINE_COMPL514},

12