| /hal_adi-latest/MAX/Libraries/PeriphDrivers/Source/GPIO/ |
| D | gpio_reva.c | 153 port->en1_clr = mask; in MXC_GPIO_RevA_SetAF()
161 port->en1_clr = mask; in MXC_GPIO_RevA_SetAF()
169 port->en1_clr = mask; in MXC_GPIO_RevA_SetAF()
184 port->en1_clr = mask; in MXC_GPIO_RevA_SetAF()
199 port->en1_clr = mask; in MXC_GPIO_RevA_SetAF()
|
| D | gpio_revb.c | 39 gpio->en1_clr = cfg->mask; in MXC_GPIO_RevB_Config()
46 gpio->en1_clr = cfg->mask; in MXC_GPIO_RevB_Config()
52 gpio->en1_clr = cfg->mask; in MXC_GPIO_RevB_Config()
|
| D | gpio_me11.c | 76 gpio->en1_clr = cfg->mask; in MXC_GPIO_Config()
83 gpio->en1_clr = cfg->mask; in MXC_GPIO_Config()
89 gpio->en1_clr = cfg->mask; in MXC_GPIO_Config()
|
| D | gpio_reva_regs.h | 103 __IO uint32_t en1_clr; /**< <tt>\b 0x70:</tt> GPIO_REVA EN1_CLR Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32520/Include/ |
| D | gpio_regs.h | 105 __IO uint32_t en1_clr; /**< <tt>\b 0x70:</tt> GPIO EN1_CLR Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32670/Include/ |
| D | gpio_regs.h | 105 __IO uint32_t en1_clr; /**< <tt>\b 0x70:</tt> GPIO EN1_CLR Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32665/Include/ |
| D | gpio_regs.h | 105 __IO uint32_t en1_clr; /**< <tt>\b 0x70:</tt> GPIO EN1_CLR Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32675/Include/ |
| D | gpio_regs.h | 105 __IO uint32_t en1_clr; /**< <tt>\b 0x70:</tt> GPIO EN1_CLR Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32570/Include/ |
| D | gpio_regs.h | 104 __IO uint32_t en1_clr; /**< <tt>\b 0x70:</tt> GPIO EN1_CLR Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX78002/Include/ |
| D | gpio_regs.h | 105 __IO uint32_t en1_clr; /**< <tt>\b 0x70:</tt> GPIO EN1_CLR Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX78000/Include/ |
| D | gpio_regs.h | 105 __IO uint32_t en1_clr; /**< <tt>\b 0x70:</tt> GPIO EN1_CLR Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32672/Include/ |
| D | gpio_regs.h | 105 __IO uint32_t en1_clr; /**< <tt>\b 0x70:</tt> GPIO EN1_CLR Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32662/Include/ |
| D | gpio_regs.h | 105 __IO uint32_t en1_clr; /**< <tt>\b 0x70:</tt> GPIO EN1_CLR Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32680/Include/ |
| D | gpio_regs.h | 105 __IO uint32_t en1_clr; /**< <tt>\b 0x70:</tt> GPIO EN1_CLR Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32690/Include/ |
| D | gpio_regs.h | 105 __IO uint32_t en1_clr; /**< <tt>\b 0x70:</tt> GPIO EN1_CLR Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32660/Include/ |
| D | gpio_regs.h | 105 __IO uint32_t en1_clr; /**< <tt>\b 0x70:</tt> GPIO EN1_CLR Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32655/Include/ |
| D | gpio_regs.h | 105 __IO uint32_t en1_clr; /**< <tt>\b 0x70:</tt> GPIO EN1_CLR Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32572/Include/ |
| D | gpio_regs.h | 105 __IO uint32_t en1_clr; /**< <tt>\b 0x70:</tt> GPIO EN1_CLR Register */ member
|
| /hal_adi-latest/MAX/Libraries/PeriphDrivers/Source/SPIXF/ |
| D | spixf_me55.c | 65 port->en1_clr = cfg->mask; in MXC_GPIO_Config_SPIXF()
|
| /hal_adi-latest/MAX/Libraries/PeriphDrivers/Source/AFE/ |
| D | hart_uart.c | 741 HART_CLK_GPIO_PORT->en1_clr = HART_CLK_GPIO_PIN; in idle_hart_clock_pin()
|
