| /Zephyr-latest/tests/drivers/pwm/pwm_loopback/boards/ |
| D | frdm_ke17z.overlay | 61 bus_clk {
|
| D | frdm_ke17z512.overlay | 61 bus_clk {
|
| /Zephyr-latest/drivers/counter/ |
| D | counter_ll_stm32_timer.c | 372 uint32_t bus_clk, apb_psc; in counter_stm32_get_tim_clk() local
381 &bus_clk); in counter_stm32_get_tim_clk()
433 *tim_clk = bus_clk * 2u; in counter_stm32_get_tim_clk()
443 *tim_clk = bus_clk * 4u; in counter_stm32_get_tim_clk()
454 *tim_clk = bus_clk; in counter_stm32_get_tim_clk()
456 *tim_clk = bus_clk * 2u; in counter_stm32_get_tim_clk()
|
| /Zephyr-latest/soc/nxp/kinetis/k2x/ |
| D | soc.c | 68 SIM_CLKDIV1_OUTDIV2(CLOCK_DIVIDER(bus_clk)) |
|
| /Zephyr-latest/soc/nxp/kinetis/ke1xz/ |
| D | soc.c | 34 ASSERT_WITHIN_RANGE(SCG_CLOCK_DIV(bus_clk), 2, 8,
40 .divSlow = TO_SYS_CLK_DIV(SCG_CLOCK_DIV(bus_clk)),
|
| /Zephyr-latest/soc/nxp/kinetis/kv5x/ |
| D | soc.c | 61 SIM_CLKDIV1_OUTDIV2(CLOCK_DIVIDER(bus_clk)) |
|
| /Zephyr-latest/soc/nxp/kinetis/k8x/ |
| D | soc.c | 64 SIM_CLKDIV1_OUTDIV2(CLOCK_DIVIDER(bus_clk)) |
|
| /Zephyr-latest/drivers/pwm/ |
| D | pwm_stm32.c | 224 uint32_t bus_clk, apb_psc; in get_tim_clk() local
229 &bus_clk); in get_tim_clk()
282 *tim_clk = bus_clk * 2u; in get_tim_clk()
292 *tim_clk = bus_clk * 4u; in get_tim_clk()
303 *tim_clk = bus_clk; in get_tim_clk()
305 *tim_clk = bus_clk * 2u; in get_tim_clk()
|
| /Zephyr-latest/soc/nxp/kinetis/kwx/ |
| D | soc_kw2xd.c | 68 SIM_CLKDIV1_OUTDIV2(CLOCK_DIVIDER(bus_clk)) |
|
| /Zephyr-latest/soc/nxp/kinetis/k6x/ |
| D | soc.c | 71 SIM_CLKDIV1_OUTDIV2(CLOCK_DIVIDER(bus_clk)) |
|
| /Zephyr-latest/drivers/i2c/ |
| D | i2c_mchp_xec.c | 41 uint32_t bus_clk; member
80 .bus_clk = 0x00004F4F,
87 .bus_clk = 0x00000F17,
94 .bus_clk = 0x00000509,
128 MCHP_I2C_SMB_BUS_CLK(ba) = xec_cfg_params[data->speed_id].bus_clk; in i2c_xec_reset_config()
|
| D | i2c_mchp_xec_v2.c | 79 uint32_t bus_clk; member
119 .bus_clk = 0x00004F4F,
126 .bus_clk = 0x00000F17,
133 .bus_clk = 0x00000509,
265 regs->BUSCLK = xec_cfg_params[data->speed_id].bus_clk; in i2c_xec_reset_config()
|
| /Zephyr-latest/drivers/serial/ |
| D | uart_rcar.c | 23 struct rcar_cpg_clk bus_clk; member
307 (clock_control_subsys_t)&config->bus_clk, in uart_rcar_init()
550 .bus_clk.module = DT_INST_CLOCKS_CELL_BY_IDX(n, 1, module), \
551 .bus_clk.domain = DT_INST_CLOCKS_CELL_BY_IDX(n, 1, domain), \
|
| /Zephyr-latest/soc/nxp/kinetis/ke1xf/ |
| D | soc.c | 37 ASSERT_WITHIN_RANGE(SCG_CLOCK_DIV(bus_clk), 1, 16,
49 .divBus = TO_SYS_CLK_DIV(SCG_CLOCK_DIV(bus_clk)),
|
| /Zephyr-latest/drivers/can/ |
| D | can_rcar.c | 175 struct rcar_cpg_clk bus_clk; member
1061 (clock_control_subsys_t)&config->bus_clk); in can_rcar_init()
1142 *rate = config->bus_clk.rate; in can_rcar_get_core_clock()
1199 .bus_clk.module = \
1201 .bus_clk.domain = \
1203 .bus_clk.rate = 40000000, \
|
| /Zephyr-latest/boards/segger/ip_k66f/ |
| D | ip_k66f.dts | 51 bus_clk {
|
| /Zephyr-latest/boards/nxp/frdm_ke17z512/ |
| D | frdm_ke17z512.dts | 118 bus_clk {
|
| /Zephyr-latest/drivers/sdhc/ |
| D | imx_usdhc.c | 293 uint32_t src_clk_hz, bus_clk; in imx_usdhc_set_io() local
317 bus_clk = USDHC_SetSdClock(cfg->base, src_clk_hz, ios->clock); in imx_usdhc_set_io()
318 LOG_DBG("BUS CLOCK: %d", bus_clk); in imx_usdhc_set_io()
319 if (bus_clk == 0) { in imx_usdhc_set_io()
|
| D | rcar_mmc.c | 70 struct rcar_cpg_clk bus_clk; member
1899 ret = clock_control_on(cpg_dev, (clock_control_subsys_t *)&cfg->bus_clk); in rcar_mmc_init_start_clk()
1916 ret = clock_control_set_rate(cpg_dev, (clock_control_subsys_t *)&cfg->bus_clk, in rcar_mmc_init_start_clk()
2198 .bus_clk.module = DT_INST_CLOCKS_CELL_BY_IDX(n, 1, module), \
2199 .bus_clk.domain = DT_INST_CLOCKS_CELL_BY_IDX(n, 1, domain), \
|
| /Zephyr-latest/dts/arm/nxp/ |
| D | nxp_ke1xz.dtsi | 99 bus_clk: bus_clk { label
|
| D | nxp_ke1xf.dtsi | 172 bus_clk: bus_clk { label
|
| D | nxp_kv5x.dtsi | 55 bus_clk {
|
| D | nxp_kw2xd.dtsi | 93 bus_clk {
|
| D | nxp_k2x.dtsi | 94 bus_clk {
|
| /Zephyr-latest/boards/nxp/twr_ke18f/ |
| D | twr_ke18f.dts | 173 bus_clk {
|
