Home
last modified time | relevance | path

Searched full:impedance (Results 1 – 25 of 32) sorted by relevance

12

/Zephyr-latest/dts/bindings/dac/
Dadi,ad569x-base.yaml45 - 1 kOhm output impedance (reg: 1).
46 - 100 kOhm output impedance (reg: 2).
47 - Three-state output impedance (reg: 3).
/Zephyr-latest/boards/quicklogic/qomu/
Dqomu.dts73 bias-high-impedance;
79 bias-high-impedance;
85 bias-high-impedance;
/Zephyr-latest/dts/bindings/pinctrl/
Dnxp,mcux-rt-pinctrl.yaml90 the drive strength is expressed as a output impedance at a given voltage,
92 for a specific load impedance.
94 001 DSE_1_R0_1 — 157 Ohm impedance @3.3V, 260 Ohm impedance @1.8V
Dpincfg-node.yaml23 bias-high-impedance:
25 description: high impedance mode ("third-state", "floating")
Dwch,afio.yaml30 - bias-high-impedance
Dinfineon,cat1-pinctrl.yaml24 * bias-high-impedance
109 - bias-high-impedance
Dxlnx,pinctrl-zynq.yaml35 bias-high-impedance;
76 - bias-high-impedance
151 bias-high-impedance:
Dnxp,imx8m-pinctrl.yaml84 the drive strength is expressed as a output impedance at a given voltage,
86 for a specific load impedance.
Dquicklogic,eos-s3-pinctrl.yaml46 - bias-high-impedance
Drenesas,rzg-pinctrl.yaml49 - bias-high-impedance
Drenesas,rzt2m-pinctrl.yaml64 - bias-high-impedance
Dite,it8xxx2-pinctrl.yaml73 - bias-high-impedance
Dambiq,apollo3-pinctrl.yaml64 - bias-high-impedance
/Zephyr-latest/dts/bindings/input/
Dgpio-kbd-matrix.yaml44 configured to high impedance (input) depending on the col-drive-inactive
51 Default to configure unselected column GPIOs to high impedance.
/Zephyr-latest/boards/sc/scobc_module1/support/
Dakizuki-m-02990.cfg11 # Every pin set as high impedance except TCK, TDI, TDO and TMS
/Zephyr-latest/boards/digilent/zybo/
Dzybo-pinctrl.dtsi24 bias-high-impedance;
/Zephyr-latest/dts/bindings/watchdog/
Dti,tps382x.yaml18 connection must be high impedance to prevent it from causing a reset
/Zephyr-latest/soc/nordic/nrf54h/bicr/
Dbicr-schema.json121 "title": "IO port impedance configuration",
125 "title": "P6 impedance",
137 "title": "P7 impedance",
/Zephyr-latest/soc/ite/ec/common/
Dpinctrl_soc.h23 * GPIO group pinctrl pins (include KSO[17:16]) support impedance,
40 * Pin impedance config [ 0 ]
/Zephyr-latest/soc/ambiq/apollo3x/
Dpinctrl_soc.h28 /** High impedance mode */
/Zephyr-latest/soc/ambiq/apollo4x/
Dpinctrl_soc.h30 /** High impedance mode */
/Zephyr-latest/soc/silabs/silabs_sim3/sim3u/
Dsoc.c25 * port bank pins into a high impedance digital input mode. in gpio_init()
/Zephyr-latest/include/zephyr/dt-bindings/pinctrl/
Dstm32-pinctrl.h103 /* GPIO High impedance/Pull-up/pull-down */
Dstm32f1-pinctrl.h105 /* GPIO High impedance/Pull-up/Pull-down */
/Zephyr-latest/doc/services/input/
Dgpio-kbd.rst47 impedance mode. This means that the row state may need some time to settle to
58 rather than high impedance, this allows to reduce the settle time

12