Home
last modified time | relevance | path

Searched full:usdhc (Results 1 – 25 of 35) sorted by relevance

12

/Zephyr-latest/drivers/sdhc/
DKconfig.imx5 bool "NXP IMX USDHC Driver"
23 bool "DMA support for USDHC"
27 Enable DMA support for USDHC
31 # USDHC DMA needs 32 bit aligned buffers
39 Size of USDHC ADMA descriptor buffer in bytes
Dimx_usdhc.c24 LOG_MODULE_REGISTER(usdhc, CONFIG_SDHC_LOG_LEVEL);
40 /* USDHC tuning constants */
97 static void transfer_complete_cb(USDHC_Type *usdhc, usdhc_handle_t *handle, in transfer_complete_cb() argument
116 static void sdio_interrupt_cb(USDHC_Type *usdhc, void *user_data) in sdio_interrupt_cb() argument
126 static void card_inserted_cb(USDHC_Type *usdhc, void *user_data) in card_inserted_cb() argument
136 static void card_removed_cb(USDHC_Type *usdhc, void *user_data) in card_removed_cb() argument
262 * Reset USDHC controller
354 * USDHC peripheral deviates from SD spec here. in imx_usdhc_set_io()
357 * clock by clearing it. The USDHC controller does not in imx_usdhc_set_io()
730 * the USDHC driver expects data to be present in the in imx_usdhc_request()
/Zephyr-latest/dts/bindings/sdhc/
Dnxp,imx-usdhc.yaml4 description: NXP imx USDHC controller
6 compatible: "nxp,imx-usdhc"
18 Data timeout, as multiple of the SD clock. See DTOCV field of USDHC
24 Number of words used as read watermark level in FIFO queue for USDHC
30 Number of words used as write watermark level in FIFO queue for USDHC
/Zephyr-latest/boards/madmachine/mm_feather/
Dmm_feather-pinctrl.dtsi102 /* fast pinmux settings for USDHC (over 100 Mhz) */
127 /* medium pinmux settings for USDHC (under 100 Mhz) */
152 /* slow pinmux settings for USDHC (under 50 Mhz) */
/Zephyr-latest/boards/madmachine/mm_swiftio/
Dmm_swiftio-pinctrl.dtsi122 /* fast pinmux settings for USDHC (over 100 Mhz) */
147 /* medium pinmux settings for USDHC (under 100 Mhz) */
172 /* slow pinmux settings for USDHC (under 50 Mhz) */
/Zephyr-latest/tests/drivers/disk/disk_access/
Dtestcase.yaml5 drivers.disk.usdhc:
DREADME.txt5 It is designed to test the NXP USDHC disk driver, but can be used for other
/Zephyr-latest/boards/nxp/mimxrt1064_evk/
Dmimxrt1064_evk-pinctrl.dtsi213 /* Conflicts with USDHC pins. Connect R278, R279, R280, and R281 on evk board */
369 /* fast pinmux settings for USDHC (over 100 Mhz) */
394 /* medium pinmux settings for USDHC (under 100 Mhz) */
419 /* slow pinmux settings for USDHC (under 50 Mhz) */
/Zephyr-latest/boards/nxp/mimxrt1024_evk/
Dmimxrt1024_evk-pinctrl.dtsi242 /* fast pinmux settings for USDHC (over 100 Mhz) */
267 /* medium pinmux settings for USDHC (under 100 Mhz) */
292 /* slow pinmux settings for USDHC (under 50 Mhz) */
/Zephyr-latest/boards/nxp/mimxrt1050_evk/
Dmimxrt1050_evk-pinctrl.dtsi232 /* Conflicts with USDHC pins. Connect R278, R279, R280, and R281 on evk board */
378 /* fast pinmux settings for USDHC (over 100 Mhz) */
403 /* medium pinmux settings for USDHC (under 100 Mhz) */
428 /* slow pinmux settings for USDHC (under 50 Mhz) */
/Zephyr-latest/boards/nxp/mimxrt1060_evk/
Dmimxrt1060_evk-pinctrl.dtsi229 /* Conflicts with USDHC pins. Connect R278, R279, R280, and R281 on evk board */
386 /* fast pinmux settings for USDHC (over 100 Mhz) */
411 /* medium pinmux settings for USDHC (under 100 Mhz) */
436 /* slow pinmux settings for USDHC (under 50 Mhz) */
/Zephyr-latest/boards/nxp/mimxrt1020_evk/
Dmimxrt1020_evk-pinctrl.dtsi245 /* fast pinmux settings for USDHC (over 100 Mhz) */
270 /* medium pinmux settings for USDHC (under 100 Mhz) */
295 /* slow pinmux settings for USDHC (under 50 Mhz) */
/Zephyr-latest/include/zephyr/dt-bindings/clock/
Dimx_ccm_rev2.h70 /* USDHC */
/Zephyr-latest/boards/pjrc/teensy4/
Dteensy4-pinctrl.dtsi411 /* fast pinmux settings for USDHC (over 100 Mhz) */
436 /* medium pinmux settings for USDHC (under 100 Mhz) */
461 /* slow pinmux settings for USDHC (under 50 Mhz) */
/Zephyr-latest/dts/arm/nxp/
Dnxp_rt1010.dtsi261 /* Remove USDHC, they don't exist on RT1010 */
262 /delete-node/ usdhc@402c0000;
263 /delete-node/ usdhc@402c4000;
Dnxp_rt6xx_common.dtsi455 usdhc0: usdhc@136000 {
456 compatible = "nxp,imx-usdhc";
467 usdhc1: usdhc@137000 {
468 compatible = "nxp,imx-usdhc";
Dnxp_rt5xx_common.dtsi548 usdhc0: usdhc@136000 {
549 compatible = "nxp,imx-usdhc";
560 usdhc1: usdhc@137000 {
561 compatible = "nxp,imx-usdhc";
Dnxp_rt10xx.dtsi850 usdhc1: usdhc@402c0000 {
851 compatible = "nxp,imx-usdhc";
862 usdhc2: usdhc@402c4000 {
863 compatible = "nxp,imx-usdhc";
Dnxp_rt11xx.dtsi862 usdhc1: usdhc@40418000 {
863 compatible = "nxp,imx-usdhc";
874 usdhc2: usdhc@4041c000 {
875 compatible = "nxp,imx-usdhc";
/Zephyr-latest/boards/nxp/mimxrt1062_fmurt6/
Dmimxrt1062_fmurt6-pinctrl.dtsi500 /* fast pinmux settings for USDHC (over 100 Mhz) */
525 /* medium pinmux settings for USDHC (under 100 Mhz) */
550 /* slow pinmux settings for USDHC (under 50 Mhz) */
/Zephyr-latest/soc/nxp/imxrt/imxrt10xx/
Dsoc.c269 /* Configure USDHC clock source and divider */ in clock_init()
276 /* Configure USDHC clock source and divider */ in clock_init()
/Zephyr-latest/soc/nxp/imxrt/imxrt6xx/cm33/
Dsoc.c290 /* Make sure USDHC ram buffer has been power up*/ in clock_init()
296 /* usdhc depend on 32K clock also */ in clock_init()
/Zephyr-latest/modules/
DKconfig.mcux253 Set if the USDHC instance 1 module is present in the SoC.
/Zephyr-latest/soc/nxp/imxrt/imxrt5xx/cm33/
Dsoc.c362 /* Make sure USDHC ram buffer has been power up*/ in rt5xx_clock_init()
368 /* usdhc depend on 32K clock also */ in rt5xx_clock_init()
/Zephyr-latest/doc/releases/
Dmigration-guide-4.0.rst255 * The NXP USDHC driver now assumes a card is present if no card detect method
258 devicetree property ``detect-cd`` should be added to the USDHC node in use.

12