Home
last modified time | relevance | path

Searched defs:cyhal_pin_map_tcpwm_line_compl (Results 1 – 25 of 52) sorted by relevance

123

/hal_infineon-latest/mtb-hal-cat1/COMPONENT_CAT1B/source/pin_packages/
Dcyhal_psc3_e_lqfp_48.c439 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[12] = { variable
Dcyhal_psc3_e_lqfp_64.c508 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[14] = { variable
Dcyhal_psc3_e_lqfp_80.c559 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[14] = { variable
Dcyhal_psc3_vqfn_48.c439 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[12] = { variable
Dcyhal_psc3_vqfn_64.c508 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[14] = { variable
/hal_infineon-latest/mtb-hal-cat1/COMPONENT_CAT1A/source/pin_packages/
Dcyhal_tviibe1m_100_lqfp.c597 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[80] = { variable
Dcyhal_tviibe1m_144_lqfp.c762 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[126] = { variable
Dcyhal_tviibe1m_176_lqfp.c862 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[157] = { variable
Dcyhal_tviibe1m_64_lqfp.c460 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[50] = { variable
Dcyhal_tviibe1m_80_lqfp.c525 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[64] = { variable
Dcyhal_tviibe2m_100_lqfp.c639 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[86] = { variable
Dcyhal_tviibe2m_144_lqfp.c820 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[133] = { variable
Dcyhal_tviibe2m_80_lqfp.c561 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[67] = { variable
Dcyhal_tviibe4m_144_lqfp.c820 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[133] = { variable
Dcyhal_tviibe4m_176_lqfp.c930 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[165] = { variable
Dcyhal_tviibe4m_64_lqfp.c486 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[51] = { variable
Dcyhal_tviibe4m_80_lqfp.c561 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[67] = { variable
Dcyhal_tviibe2m_176_lqfp.c930 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[165] = { variable
Dcyhal_tviibe2m_64_lqfp.c486 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[51] = { variable
Dcyhal_tviibe4m_100_lqfp.c639 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[86] = { variable
Dcyhal_psoc6_04_80_m_csp.c517 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[53] = { variable
Dcyhal_psoc6_04_64_tqfp.c513 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[53] = { variable
Dcyhal_psoc6_04_80_tqfp.c517 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[53] = { variable
Dcyhal_psoc6_04_68_qfn.c506 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[52] = { variable
Dcyhal_psoc6_03_100_tqfp.c572 const cyhal_resource_pin_mapping_t cyhal_pin_map_tcpwm_line_compl[64] = { variable

123