Home
last modified time | relevance | path

Searched refs:TSC_IOHCR_G1_IO4_Pos (Results 1 – 25 of 81) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f058xx.h5484 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
5485 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
Dstm32f051x8.h5515 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
5516 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
Dstm32f071xb.h6068 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
6069 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
Dstm32f042x6.h9290 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
9291 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
Dstm32f048xx.h9254 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
9255 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
Dstm32f072xb.h9865 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
9866 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
Dstm32f091xc.h10522 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
10523 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
Dstm32f098xx.h10489 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
10490 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
Dstm32f078xx.h9835 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
9836 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l052xx.h6041 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
6042 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
Dstm32l062xx.h6178 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
6179 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
Dstm32l053xx.h6200 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
6201 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
Dstm32l072xx.h6337 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
6338 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
Dstm32l073xx.h6496 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
6497 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
Dstm32l083xx.h6633 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
6634 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
Dstm32l063xx.h6335 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
6336 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
Dstm32l082xx.h6474 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
6475 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h7302 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
7303 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
Dstm32f318xx.h7289 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
7290 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h9215 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
9216 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h8536 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
8537 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
Dstm32u083xx.h9473 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
9474 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb1mxx.h7967 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
7968 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h7795 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
7796 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */
Dstm32wb15xx.h7967 #define TSC_IOHCR_G1_IO4_Pos (3U) macro
7968 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */

1234