Home
last modified time | relevance | path

Searched refs:VECBASE (Results 1 – 16 of 16) sorted by relevance

/hal_xtensa-latest/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dspecreg.h74 #define VECBASE 231 macro
/hal_xtensa-latest/zephyr/soc/mt8195_adsp/xtensa/config/
Dspecreg.h72 #define VECBASE 231 macro
/hal_xtensa-latest/zephyr/soc/mimx8ml8/xtensa/config/
Dspecreg.h73 #define VECBASE 231 macro
/hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/
Dspecreg.h74 #define VECBASE 231 macro
/hal_xtensa-latest/zephyr/soc/sample_controller/xtensa/config/
Dspecreg.h73 #define VECBASE 231 macro
/hal_xtensa-latest/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dspecreg.h73 #define VECBASE 231 macro
/hal_xtensa-latest/zephyr/soc/intel_ace30_ptl/xtensa/config/
Dspecreg.h79 #define VECBASE 231 macro
/hal_xtensa-latest/zephyr/soc/intel_apl_adsp/xtensa/config/
Dspecreg.h87 #define VECBASE 231 macro
/hal_xtensa-latest/zephyr/soc/nxp_rt600_adsp/xtensa/config/
Dspecreg.h80 #define VECBASE 231 macro
/hal_xtensa-latest/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dspecreg.h79 #define VECBASE 231 macro
/hal_xtensa-latest/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/
Dspecreg.h80 #define VECBASE 231 macro
/hal_xtensa-latest/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dspecreg.h88 #define VECBASE 231 macro
/hal_xtensa-latest/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dspecreg.h88 #define VECBASE 231 macro
/hal_xtensa-latest/zephyr/soc/intel_icl_adsp/xtensa/config/
Dspecreg.h88 #define VECBASE 231 macro
/hal_xtensa-latest/zephyr/soc/dc233c/xtensa/config/
Dspecreg.h88 #define VECBASE 231 macro
/hal_xtensa-latest/include/xtensa/
Dspecreg.h97 #define VECBASE 231 macro