Home
last modified time | relevance | path

Searched refs:INTREAD (Results 1 – 15 of 15) sorted by relevance

/hal_xtensa-latest/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dspecreg.h95 #define INTREAD 226 macro
/hal_xtensa-latest/zephyr/soc/mt8195_adsp/xtensa/config/
Dspecreg.h99 #define INTREAD 226 macro
/hal_xtensa-latest/zephyr/soc/mimx8ml8/xtensa/config/
Dspecreg.h96 #define INTREAD 226 macro
/hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/
Dspecreg.h99 #define INTREAD 226 macro
/hal_xtensa-latest/zephyr/soc/sample_controller/xtensa/config/
Dspecreg.h97 #define INTREAD 226 macro
/hal_xtensa-latest/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dspecreg.h96 #define INTREAD 226 macro
/hal_xtensa-latest/zephyr/soc/intel_ace30_ptl/xtensa/config/
Dspecreg.h103 #define INTREAD 226 macro
/hal_xtensa-latest/zephyr/soc/nxp_rt600_adsp/xtensa/config/
Dspecreg.h105 #define INTREAD 226 macro
/hal_xtensa-latest/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dspecreg.h104 #define INTREAD 226 macro
/hal_xtensa-latest/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/
Dspecreg.h104 #define INTREAD 226 macro
/hal_xtensa-latest/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dspecreg.h110 #define INTREAD 226 macro
/hal_xtensa-latest/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dspecreg.h110 #define INTREAD 226 macro
/hal_xtensa-latest/zephyr/soc/intel_icl_adsp/xtensa/config/
Dspecreg.h110 #define INTREAD 226 macro
/hal_xtensa-latest/zephyr/soc/dc233c/xtensa/config/
Dspecreg.h113 #define INTREAD 226 macro
/hal_xtensa-latest/include/xtensa/
Dspecreg.h92 #define INTREAD INTERRUPT /* alternate name for backward compatibility */ macro