Home
last modified time | relevance | path

Searched refs:TSC_IOSCR_G6_IO2_Pos (Results 1 – 25 of 81) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f058xx.h5734 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
5735 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
Dstm32f051x8.h5765 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
5766 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
Dstm32f071xb.h6318 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
6319 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
Dstm32f042x6.h9540 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
9541 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
Dstm32f048xx.h9504 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
9505 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
Dstm32f072xb.h10115 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
10116 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
Dstm32f091xc.h10772 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
10773 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
Dstm32f098xx.h10739 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
10740 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
Dstm32f078xx.h10085 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
10086 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l052xx.h6291 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
6292 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
Dstm32l062xx.h6428 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
6429 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
Dstm32l053xx.h6450 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
6451 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
Dstm32l072xx.h6587 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
6588 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
Dstm32l073xx.h6746 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
6747 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
Dstm32l083xx.h6883 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
6884 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
Dstm32l063xx.h6585 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
6586 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
Dstm32l082xx.h6724 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
6725 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h7552 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
7553 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
Dstm32f318xx.h7539 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
7540 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h9405 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
9406 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h8762 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
8763 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
Dstm32u083xx.h9699 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
9700 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb1mxx.h8193 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
8194 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h8021 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
8022 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */
Dstm32wb15xx.h8193 #define TSC_IOSCR_G6_IO2_Pos (21U) macro
8194 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */

1234