Home
last modified time | relevance | path

Searched refs:TSC_IOSCR_G4_IO3_Pos (Results 1 – 25 of 83) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f058xx.h5713 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
5714 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
Dstm32f051x8.h5744 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
5745 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
Dstm32f071xb.h6297 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
6298 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
Dstm32f042x6.h9519 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
9520 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
Dstm32f048xx.h9483 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
9484 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
Dstm32f072xb.h10094 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
10095 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
Dstm32f091xc.h10751 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
10752 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
Dstm32f098xx.h10718 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
10719 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
Dstm32f078xx.h10064 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
10065 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l052xx.h6270 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
6271 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
Dstm32l062xx.h6407 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
6408 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
Dstm32l053xx.h6429 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
6430 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
Dstm32l072xx.h6566 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
6567 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
Dstm32l073xx.h6725 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
6726 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
Dstm32l083xx.h6862 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
6863 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
Dstm32l063xx.h6564 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
6565 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
Dstm32l082xx.h6703 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
6704 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h7531 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
7532 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
Dstm32f318xx.h7518 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
7519 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h9384 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
9385 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h8741 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
8742 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
Dstm32u083xx.h9678 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
9679 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb1mxx.h8172 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
8173 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h8000 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
8001 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */
Dstm32wb15xx.h8172 #define TSC_IOSCR_G4_IO3_Pos (14U) macro
8173 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */

1234