Home
last modified time | relevance | path

Searched refs:TSC_IOSCR_G1_IO1_Pos (Results 1 – 25 of 83) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f058xx.h5671 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
5672 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
Dstm32f051x8.h5702 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
5703 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
Dstm32f071xb.h6255 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
6256 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
Dstm32f042x6.h9477 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
9478 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
Dstm32f048xx.h9441 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
9442 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
Dstm32f072xb.h10052 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
10053 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
Dstm32f091xc.h10709 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
10710 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
Dstm32f098xx.h10676 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
10677 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
Dstm32f078xx.h10022 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
10023 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l052xx.h6228 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
6229 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
Dstm32l062xx.h6365 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
6366 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
Dstm32l053xx.h6387 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
6388 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
Dstm32l072xx.h6524 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
6525 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
Dstm32l073xx.h6683 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
6684 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
Dstm32l083xx.h6820 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
6821 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
Dstm32l063xx.h6522 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
6523 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
Dstm32l082xx.h6661 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
6662 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h7489 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
7490 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
Dstm32f318xx.h7476 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
7477 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h9342 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
9343 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h8699 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
8700 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
Dstm32u083xx.h9636 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
9637 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb1mxx.h8130 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
8131 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h7958 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
7959 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */
Dstm32wb15xx.h8130 #define TSC_IOSCR_G1_IO1_Pos (0U) macro
8131 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */

1234