Home
last modified time | relevance | path

Searched refs:TSC_IOHCR_G5_IO4_Pos (Results 1 – 25 of 81) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f058xx.h5532 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
5533 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
Dstm32f051x8.h5563 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
5564 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
Dstm32f071xb.h6116 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
6117 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
Dstm32f042x6.h9338 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
9339 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
Dstm32f048xx.h9302 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
9303 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
Dstm32f072xb.h9913 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
9914 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
Dstm32f091xc.h10570 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
10571 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
Dstm32f098xx.h10537 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
10538 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
Dstm32f078xx.h9883 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
9884 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l052xx.h6089 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
6090 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
Dstm32l062xx.h6226 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
6227 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
Dstm32l053xx.h6248 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
6249 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
Dstm32l072xx.h6385 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
6386 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
Dstm32l073xx.h6544 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
6545 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
Dstm32l083xx.h6681 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
6682 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
Dstm32l063xx.h6383 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
6384 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
Dstm32l082xx.h6522 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
6523 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h7350 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
7351 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
Dstm32f318xx.h7337 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
7338 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h9263 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
9264 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h8584 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
8585 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
Dstm32u083xx.h9521 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
9522 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb1mxx.h8015 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
8016 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h7843 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
7844 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */
Dstm32wb15xx.h8015 #define TSC_IOHCR_G5_IO4_Pos (19U) macro
8016 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */

1234