Home
last modified time | relevance | path

Searched refs:TSC_IOHCR_G5_IO3_Pos (Results 1 – 25 of 81) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f058xx.h5529 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
5530 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
Dstm32f051x8.h5560 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
5561 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
Dstm32f071xb.h6113 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
6114 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
Dstm32f042x6.h9335 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
9336 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
Dstm32f048xx.h9299 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
9300 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
Dstm32f072xb.h9910 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
9911 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
Dstm32f091xc.h10567 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
10568 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
Dstm32f098xx.h10534 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
10535 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
Dstm32f078xx.h9880 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
9881 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l052xx.h6086 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
6087 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
Dstm32l062xx.h6223 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
6224 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
Dstm32l053xx.h6245 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
6246 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
Dstm32l072xx.h6382 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
6383 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
Dstm32l073xx.h6541 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
6542 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
Dstm32l083xx.h6678 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
6679 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
Dstm32l063xx.h6380 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
6381 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
Dstm32l082xx.h6519 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
6520 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h7347 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
7348 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
Dstm32f318xx.h7334 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
7335 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h9260 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
9261 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h8581 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
8582 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
Dstm32u083xx.h9518 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
9519 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb1mxx.h8012 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
8013 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h7840 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
7841 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */
Dstm32wb15xx.h8012 #define TSC_IOHCR_G5_IO3_Pos (18U) macro
8013 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */

1234