Home
last modified time | relevance | path

Searched refs:TSC_IOHCR_G5_IO2_Pos (Results 1 – 25 of 81) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f058xx.h5526 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
5527 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
Dstm32f051x8.h5557 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
5558 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
Dstm32f071xb.h6110 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
6111 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
Dstm32f042x6.h9332 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
9333 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
Dstm32f048xx.h9296 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
9297 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
Dstm32f072xb.h9907 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
9908 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
Dstm32f091xc.h10564 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
10565 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
Dstm32f098xx.h10531 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
10532 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
Dstm32f078xx.h9877 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
9878 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l052xx.h6083 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
6084 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
Dstm32l062xx.h6220 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
6221 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
Dstm32l053xx.h6242 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
6243 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
Dstm32l072xx.h6379 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
6380 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
Dstm32l073xx.h6538 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
6539 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
Dstm32l083xx.h6675 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
6676 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
Dstm32l063xx.h6377 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
6378 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
Dstm32l082xx.h6516 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
6517 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h7344 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
7345 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
Dstm32f318xx.h7331 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
7332 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h9257 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
9258 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h8578 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
8579 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
Dstm32u083xx.h9515 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
9516 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb1mxx.h8009 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
8010 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h7837 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
7838 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */
Dstm32wb15xx.h8009 #define TSC_IOHCR_G5_IO2_Pos (17U) macro
8010 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */

1234