Home
last modified time | relevance | path

Searched refs:TSC_IOHCR_G5_IO1_Pos (Results 1 – 25 of 81) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f058xx.h5523 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
5524 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
Dstm32f051x8.h5554 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
5555 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
Dstm32f071xb.h6107 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
6108 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
Dstm32f042x6.h9329 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
9330 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
Dstm32f048xx.h9293 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
9294 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
Dstm32f072xb.h9904 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
9905 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
Dstm32f091xc.h10561 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
10562 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
Dstm32f098xx.h10528 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
10529 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
Dstm32f078xx.h9874 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
9875 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l052xx.h6080 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
6081 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
Dstm32l062xx.h6217 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
6218 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
Dstm32l053xx.h6239 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
6240 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
Dstm32l072xx.h6376 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
6377 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
Dstm32l073xx.h6535 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
6536 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
Dstm32l083xx.h6672 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
6673 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
Dstm32l063xx.h6374 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
6375 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
Dstm32l082xx.h6513 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
6514 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h7341 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
7342 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
Dstm32f318xx.h7328 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
7329 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h9254 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
9255 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h8575 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
8576 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
Dstm32u083xx.h9512 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
9513 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb1mxx.h8006 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
8007 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h7834 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
7835 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */
Dstm32wb15xx.h8006 #define TSC_IOHCR_G5_IO1_Pos (16U) macro
8007 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */

1234