Home
last modified time | relevance | path

Searched refs:TSC_IOHCR_G3_IO2_Pos (Results 1 – 25 of 83) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f058xx.h5502 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
5503 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
Dstm32f051x8.h5533 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
5534 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
Dstm32f071xb.h6086 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
6087 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
Dstm32f042x6.h9308 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
9309 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
Dstm32f048xx.h9272 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
9273 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
Dstm32f072xb.h9883 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
9884 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
Dstm32f091xc.h10540 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
10541 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
Dstm32f098xx.h10507 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
10508 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
Dstm32f078xx.h9853 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
9854 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l052xx.h6059 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
6060 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
Dstm32l062xx.h6196 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
6197 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
Dstm32l053xx.h6218 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
6219 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
Dstm32l072xx.h6355 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
6356 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
Dstm32l073xx.h6514 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
6515 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
Dstm32l083xx.h6651 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
6652 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
Dstm32l063xx.h6353 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
6354 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
Dstm32l082xx.h6492 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
6493 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h7320 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
7321 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
Dstm32f318xx.h7307 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
7308 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h9233 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
9234 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h8554 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
8555 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
Dstm32u083xx.h9491 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
9492 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb1mxx.h7985 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
7986 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h7813 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
7814 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */
Dstm32wb15xx.h7985 #define TSC_IOHCR_G3_IO2_Pos (9U) macro
7986 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */

1234