Home
last modified time | relevance | path

Searched refs:TSC_IOHCR_G3_IO1_Pos (Results 1 – 25 of 81) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f058xx.h5499 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
5500 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
Dstm32f051x8.h5530 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
5531 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
Dstm32f071xb.h6083 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
6084 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
Dstm32f042x6.h9305 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
9306 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
Dstm32f048xx.h9269 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
9270 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
Dstm32f072xb.h9880 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
9881 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
Dstm32f091xc.h10537 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
10538 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
Dstm32f098xx.h10504 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
10505 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
Dstm32f078xx.h9850 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
9851 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l052xx.h6056 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
6057 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
Dstm32l062xx.h6193 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
6194 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
Dstm32l053xx.h6215 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
6216 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
Dstm32l072xx.h6352 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
6353 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
Dstm32l073xx.h6511 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
6512 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
Dstm32l083xx.h6648 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
6649 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
Dstm32l063xx.h6350 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
6351 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
Dstm32l082xx.h6489 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
6490 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h7317 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
7318 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
Dstm32f318xx.h7304 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
7305 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h9230 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
9231 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h8551 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
8552 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
Dstm32u083xx.h9488 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
9489 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb1mxx.h7982 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
7983 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h7810 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
7811 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */
Dstm32wb15xx.h7982 #define TSC_IOHCR_G3_IO1_Pos (8U) macro
7983 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */

1234