Home
last modified time | relevance | path

Searched refs:TSC_IOHCR_G2_IO4_Pos (Results 1 – 25 of 83) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f058xx.h5496 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
5497 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
Dstm32f051x8.h5527 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
5528 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
Dstm32f071xb.h6080 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
6081 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
Dstm32f042x6.h9302 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
9303 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
Dstm32f048xx.h9266 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
9267 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
Dstm32f072xb.h9877 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
9878 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
Dstm32f091xc.h10534 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
10535 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
Dstm32f098xx.h10501 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
10502 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
Dstm32f078xx.h9847 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
9848 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l052xx.h6053 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
6054 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
Dstm32l062xx.h6190 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
6191 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
Dstm32l053xx.h6212 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
6213 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
Dstm32l072xx.h6349 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
6350 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
Dstm32l073xx.h6508 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
6509 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
Dstm32l083xx.h6645 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
6646 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
Dstm32l063xx.h6347 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
6348 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
Dstm32l082xx.h6486 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
6487 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h7314 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
7315 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
Dstm32f318xx.h7301 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
7302 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h9227 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
9228 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h8548 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
8549 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
Dstm32u083xx.h9485 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
9486 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb1mxx.h7979 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
7980 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h7807 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
7808 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */
Dstm32wb15xx.h7979 #define TSC_IOHCR_G2_IO4_Pos (7U) macro
7980 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */

1234