Home
last modified time | relevance | path

Searched refs:TSC_IOHCR_G2_IO3_Pos (Results 1 – 25 of 83) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f058xx.h5493 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
5494 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
Dstm32f051x8.h5524 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
5525 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
Dstm32f071xb.h6077 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
6078 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
Dstm32f042x6.h9299 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
9300 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
Dstm32f048xx.h9263 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
9264 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
Dstm32f072xb.h9874 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
9875 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
Dstm32f091xc.h10531 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
10532 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
Dstm32f098xx.h10498 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
10499 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
Dstm32f078xx.h9844 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
9845 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l052xx.h6050 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
6051 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
Dstm32l062xx.h6187 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
6188 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
Dstm32l053xx.h6209 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
6210 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
Dstm32l072xx.h6346 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
6347 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
Dstm32l073xx.h6505 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
6506 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
Dstm32l083xx.h6642 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
6643 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
Dstm32l063xx.h6344 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
6345 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
Dstm32l082xx.h6483 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
6484 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h7311 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
7312 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
Dstm32f318xx.h7298 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
7299 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h9224 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
9225 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h8545 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
8546 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
Dstm32u083xx.h9482 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
9483 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb1mxx.h7976 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
7977 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h7804 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
7805 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */
Dstm32wb15xx.h7976 #define TSC_IOHCR_G2_IO3_Pos (6U) macro
7977 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */

1234