Home
last modified time | relevance | path

Searched refs:TSC_IOHCR_G2_IO2_Pos (Results 1 – 25 of 83) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f058xx.h5490 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
5491 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
Dstm32f051x8.h5521 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
5522 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
Dstm32f071xb.h6074 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
6075 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
Dstm32f042x6.h9296 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
9297 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
Dstm32f048xx.h9260 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
9261 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
Dstm32f072xb.h9871 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
9872 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
Dstm32f091xc.h10528 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
10529 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
Dstm32f098xx.h10495 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
10496 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
Dstm32f078xx.h9841 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
9842 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l052xx.h6047 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
6048 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
Dstm32l062xx.h6184 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
6185 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
Dstm32l053xx.h6206 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
6207 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
Dstm32l072xx.h6343 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
6344 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
Dstm32l073xx.h6502 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
6503 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
Dstm32l083xx.h6639 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
6640 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
Dstm32l063xx.h6341 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
6342 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
Dstm32l082xx.h6480 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
6481 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h7308 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
7309 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
Dstm32f318xx.h7295 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
7296 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h9221 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
9222 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h8542 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
8543 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
Dstm32u083xx.h9479 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
9480 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb1mxx.h7973 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
7974 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h7801 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
7802 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */
Dstm32wb15xx.h7973 #define TSC_IOHCR_G2_IO2_Pos (5U) macro
7974 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */

1234