Home
last modified time | relevance | path

Searched refs:TSC_IOHCR_G1_IO3_Pos (Results 1 – 25 of 83) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f058xx.h5481 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
5482 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
Dstm32f051x8.h5512 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
5513 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
Dstm32f071xb.h6065 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
6066 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
Dstm32f042x6.h9287 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
9288 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
Dstm32f048xx.h9251 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
9252 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
Dstm32f072xb.h9862 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
9863 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
Dstm32f091xc.h10519 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
10520 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
Dstm32f098xx.h10486 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
10487 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
Dstm32f078xx.h9832 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
9833 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l052xx.h6038 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
6039 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
Dstm32l062xx.h6175 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
6176 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
Dstm32l053xx.h6197 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
6198 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
Dstm32l072xx.h6334 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
6335 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
Dstm32l073xx.h6493 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
6494 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
Dstm32l083xx.h6630 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
6631 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
Dstm32l063xx.h6332 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
6333 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
Dstm32l082xx.h6471 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
6472 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h7299 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
7300 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
Dstm32f318xx.h7286 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
7287 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h9212 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
9213 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h8533 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
8534 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
Dstm32u083xx.h9470 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
9471 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb1mxx.h7964 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
7965 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h7792 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
7793 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */
Dstm32wb15xx.h7964 #define TSC_IOHCR_G1_IO3_Pos (2U) macro
7965 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */

1234