Home
last modified time | relevance | path

Searched refs:TSC_IOHCR_G1_IO2_Pos (Results 1 – 25 of 83) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f058xx.h5478 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
5479 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
Dstm32f051x8.h5509 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
5510 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
Dstm32f071xb.h6062 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
6063 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
Dstm32f042x6.h9284 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
9285 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
Dstm32f048xx.h9248 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
9249 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
Dstm32f072xb.h9859 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
9860 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
Dstm32f091xc.h10516 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
10517 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
Dstm32f098xx.h10483 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
10484 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
Dstm32f078xx.h9829 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
9830 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l052xx.h6035 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
6036 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
Dstm32l062xx.h6172 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
6173 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
Dstm32l053xx.h6194 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
6195 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
Dstm32l072xx.h6331 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
6332 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
Dstm32l073xx.h6490 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
6491 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
Dstm32l083xx.h6627 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
6628 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
Dstm32l063xx.h6329 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
6330 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
Dstm32l082xx.h6468 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
6469 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h7296 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
7297 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
Dstm32f318xx.h7283 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
7284 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h9209 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
9210 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h8530 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
8531 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
Dstm32u083xx.h9467 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
9468 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb1mxx.h7961 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
7962 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h7789 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
7790 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */
Dstm32wb15xx.h7961 #define TSC_IOHCR_G1_IO2_Pos (1U) macro
7962 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */

1234