Home
last modified time | relevance | path

Searched refs:PWR_CR2_PVME1_Pos (Results 1 – 25 of 42) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u083xx.h5052 #define PWR_CR2_PVME1_Pos (4U) macro
5053 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
Dstm32u073xx.h4794 #define PWR_CR2_PVME1_Pos (4U) macro
4795 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g411xb.h6325 #define PWR_CR2_PVME1_Pos (4U) macro
6326 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
Dstm32g411xc.h6490 #define PWR_CR2_PVME1_Pos (4U) macro
6491 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
Dstm32g441xx.h6673 #define PWR_CR2_PVME1_Pos (4U) macro
6674 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
Dstm32gbk1cb.h6438 #define PWR_CR2_PVME1_Pos (4U) macro
6439 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
Dstm32g431xx.h6452 #define PWR_CR2_PVME1_Pos (4U) macro
6453 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
Dstm32g4a1xx.h6837 #define PWR_CR2_PVME1_Pos (4U) macro
6838 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
Dstm32g491xx.h6616 #define PWR_CR2_PVME1_Pos (4U) macro
6617 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
Dstm32g473xx.h7201 #define PWR_CR2_PVME1_Pos (4U) macro
7202 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
Dstm32g471xx.h6687 #define PWR_CR2_PVME1_Pos (4U) macro
6688 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
Dstm32g483xx.h7422 #define PWR_CR2_PVME1_Pos (4U) macro
7423 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
Dstm32g414xx.h10276 #define PWR_CR2_PVME1_Pos (4U) macro
10277 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
Dstm32g474xx.h10771 #define PWR_CR2_PVME1_Pos (4U) macro
10772 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l422xx.h5013 #define PWR_CR2_PVME1_Pos (4U) macro
5014 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
Dstm32l412xx.h4797 #define PWR_CR2_PVME1_Pos (4U) macro
4798 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
Dstm32l433xx.h8578 #define PWR_CR2_PVME1_Pos (4U) macro
8579 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
Dstm32l442xx.h8714 #define PWR_CR2_PVME1_Pos (4U) macro
8715 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
Dstm32l432xx.h8498 #define PWR_CR2_PVME1_Pos (4U) macro
8499 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
Dstm32l443xx.h8794 #define PWR_CR2_PVME1_Pos (4U) macro
8795 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
Dstm32l452xx.h8812 #define PWR_CR2_PVME1_Pos (4U) macro
8813 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
Dstm32l462xx.h9028 #define PWR_CR2_PVME1_Pos (4U) macro
9029 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb35xx.h6254 #define PWR_CR2_PVME1_Pos (4U) macro
6255 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
Dstm32wb55xx.h6306 #define PWR_CR2_PVME1_Pos (4U) macro
6307 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */
Dstm32wb5mxx.h6306 #define PWR_CR2_PVME1_Pos (4U) macro
6307 #define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos) /*!< 0x00000010 */

12