Home
last modified time | relevance | path

Searched refs:u32BrakeSource (Results 1 – 12 of 12) sorted by relevance

/hal_nuvoton-latest/m2l31x/StdDriver/src/
Dpwm.c360 …ableFaultBrake(PWM_T *pwm, uint32_t u32ChannelMask, uint32_t u32LevelMask, uint32_t u32BrakeSource) in PWM_EnableFaultBrake() argument
367 … if((u32BrakeSource == PWM_FB_EDGE_SYS_CSS) || (u32BrakeSource == PWM_FB_EDGE_SYS_BOD) || \ in PWM_EnableFaultBrake()
368 (u32BrakeSource == PWM_FB_EDGE_SYS_COR) || \ in PWM_EnableFaultBrake()
369 … (u32BrakeSource == PWM_FB_LEVEL_SYS_CSS) || (u32BrakeSource == PWM_FB_LEVEL_SYS_BOD) || \ in PWM_EnableFaultBrake()
370 (u32BrakeSource == PWM_FB_LEVEL_SYS_COR)) in PWM_EnableFaultBrake()
372 …*(__IO uint32_t *)(&((pwm)->BRKCTL0_1) + (i >> 1)) |= (u32BrakeSource & (PWM_BRKCTL0_1_SYSEBEN_Msk… in PWM_EnableFaultBrake()
373 (pwm)->FAILBRK |= (u32BrakeSource & 0xF); in PWM_EnableFaultBrake()
377 *(__IO uint32_t *)(&((pwm)->BRKCTL0_1) + (i >> 1)) |= u32BrakeSource; in PWM_EnableFaultBrake()
689 void PWM_EnableFaultBrakeInt(PWM_T *pwm, uint32_t u32BrakeSource) in PWM_EnableFaultBrakeInt() argument
691 (pwm)->INTEN1 |= (0x7 << u32BrakeSource); in PWM_EnableFaultBrakeInt()
[all …]
Depwm.c492 …leFaultBrake(EPWM_T *epwm, uint32_t u32ChannelMask, uint32_t u32LevelMask, uint32_t u32BrakeSource) in EPWM_EnableFaultBrake() argument
500 … if((u32BrakeSource == EPWM_FB_EDGE_SYS_CSS) || (u32BrakeSource == EPWM_FB_EDGE_SYS_BOD) || \ in EPWM_EnableFaultBrake()
501 … (u32BrakeSource == EPWM_FB_EDGE_SYS_RAM) || (u32BrakeSource == EPWM_FB_EDGE_SYS_COR) || \ in EPWM_EnableFaultBrake()
502 … (u32BrakeSource == EPWM_FB_LEVEL_SYS_CSS) || (u32BrakeSource == EPWM_FB_LEVEL_SYS_BOD) || \ in EPWM_EnableFaultBrake()
503 … (u32BrakeSource == EPWM_FB_LEVEL_SYS_RAM) || (u32BrakeSource == EPWM_FB_LEVEL_SYS_COR)) in EPWM_EnableFaultBrake()
505 …(epwm)->BRKCTL[i >> 1U] |= (u32BrakeSource & (EPWM_BRKCTL0_1_SYSEBEN_Msk | EPWM_BRKCTL0_1_SYSLBEN_… in EPWM_EnableFaultBrake()
506 (epwm)->FAILBRK |= (u32BrakeSource & 0xFU); in EPWM_EnableFaultBrake()
510 (epwm)->BRKCTL[i >> 1U] |= u32BrakeSource; in EPWM_EnableFaultBrake()
822 void EPWM_EnableFaultBrakeInt(EPWM_T *epwm, uint32_t u32BrakeSource) in EPWM_EnableFaultBrakeInt() argument
824 (epwm)->INTEN1 |= (0x7UL << u32BrakeSource); in EPWM_EnableFaultBrakeInt()
[all …]
/hal_nuvoton-latest/m48x/StdDriver/src/
Depwm.c440 …leFaultBrake(EPWM_T *epwm, uint32_t u32ChannelMask, uint32_t u32LevelMask, uint32_t u32BrakeSource) in EPWM_EnableFaultBrake() argument
448 … if((u32BrakeSource == EPWM_FB_EDGE_SYS_CSS) || (u32BrakeSource == EPWM_FB_EDGE_SYS_BOD) || \ in EPWM_EnableFaultBrake()
449 … (u32BrakeSource == EPWM_FB_EDGE_SYS_RAM) || (u32BrakeSource == EPWM_FB_EDGE_SYS_COR) || \ in EPWM_EnableFaultBrake()
450 … (u32BrakeSource == EPWM_FB_LEVEL_SYS_CSS) || (u32BrakeSource == EPWM_FB_LEVEL_SYS_BOD) || \ in EPWM_EnableFaultBrake()
451 … (u32BrakeSource == EPWM_FB_LEVEL_SYS_RAM) || (u32BrakeSource == EPWM_FB_LEVEL_SYS_COR)) in EPWM_EnableFaultBrake()
453 …(epwm)->BRKCTL[i >> 1U] |= (u32BrakeSource & (EPWM_BRKCTL0_1_SYSEBEN_Msk | EPWM_BRKCTL0_1_SYSLBEN_… in EPWM_EnableFaultBrake()
454 (epwm)->FAILBRK |= (u32BrakeSource & 0xFU); in EPWM_EnableFaultBrake()
458 (epwm)->BRKCTL[i >> 1U] |= u32BrakeSource; in EPWM_EnableFaultBrake()
770 void EPWM_EnableFaultBrakeInt(EPWM_T *epwm, uint32_t u32BrakeSource) in EPWM_EnableFaultBrakeInt() argument
772 (epwm)->INTEN1 |= (0x7UL << u32BrakeSource); in EPWM_EnableFaultBrakeInt()
[all …]
Dtimer_pwm.c251 …ableFaultBrake(TIMER_T *timer, uint32_t u32CH0Level, uint32_t u32CH1Level, uint32_t u32BrakeSource) in TPWM_EnableFaultBrake() argument
253 timer->PWMFAILBRK |= ((u32BrakeSource >> 16) & 0xFUL); in TPWM_EnableFaultBrake()
255 …(u32BrakeSource & 0xFFFFUL) | (u32CH0Level << TIMER_PWMBRKCTL_BRKAEVEN_Pos) | (u32CH1Level << TIME… in TPWM_EnableFaultBrake()
/hal_nuvoton-latest/m46x/StdDriver/src/
Depwm.c489 …leFaultBrake(EPWM_T *epwm, uint32_t u32ChannelMask, uint32_t u32LevelMask, uint32_t u32BrakeSource) in EPWM_EnableFaultBrake() argument
497 … if((u32BrakeSource == EPWM_FB_EDGE_SYS_CSS) || (u32BrakeSource == EPWM_FB_EDGE_SYS_BOD) || \ in EPWM_EnableFaultBrake()
498 … (u32BrakeSource == EPWM_FB_EDGE_SYS_RAM) || (u32BrakeSource == EPWM_FB_EDGE_SYS_COR) || \ in EPWM_EnableFaultBrake()
499 … (u32BrakeSource == EPWM_FB_LEVEL_SYS_CSS) || (u32BrakeSource == EPWM_FB_LEVEL_SYS_BOD) || \ in EPWM_EnableFaultBrake()
500 … (u32BrakeSource == EPWM_FB_LEVEL_SYS_RAM) || (u32BrakeSource == EPWM_FB_LEVEL_SYS_COR)) in EPWM_EnableFaultBrake()
502 …(epwm)->BRKCTL[i >> 1U] |= (u32BrakeSource & (EPWM_BRKCTL0_1_SYSEBEN_Msk | EPWM_BRKCTL0_1_SYSLBEN_… in EPWM_EnableFaultBrake()
503 (epwm)->FAILBRK |= (u32BrakeSource & 0xFU); in EPWM_EnableFaultBrake()
507 (epwm)->BRKCTL[i >> 1U] |= u32BrakeSource; in EPWM_EnableFaultBrake()
820 void EPWM_EnableFaultBrakeInt(EPWM_T *epwm, uint32_t u32BrakeSource) in EPWM_EnableFaultBrakeInt() argument
822 (epwm)->INTEN1 |= (0x7UL << u32BrakeSource); in EPWM_EnableFaultBrakeInt()
[all …]
Dtimer_pwm.c252 …ableFaultBrake(TIMER_T *timer, uint32_t u32CH0Level, uint32_t u32CH1Level, uint32_t u32BrakeSource) in TPWM_EnableFaultBrake() argument
254 timer->PWMFAILBRK |= ((u32BrakeSource >> 16) & 0xFUL); in TPWM_EnableFaultBrake()
256 …(u32BrakeSource & 0xFFFFUL) | (u32CH0Level << TIMER_PWMBRKCTL_BRKAEVEN_Pos) | (u32CH1Level << TIME… in TPWM_EnableFaultBrake()
/hal_nuvoton-latest/m2l31x/StdDriver/inc/
Dpwm.h542 …bleFaultBrake(PWM_T *pwm, uint32_t u32ChannelMask, uint32_t u32LevelMask, uint32_t u32BrakeSource);
559 void PWM_EnableFaultBrakeInt(PWM_T *pwm, uint32_t u32BrakeSource);
560 void PWM_DisableFaultBrakeInt(PWM_T *pwm, uint32_t u32BrakeSource);
561 void PWM_ClearFaultBrakeIntFlag(PWM_T *pwm, uint32_t u32BrakeSource);
562 uint32_t PWM_GetFaultBrakeIntFlag(PWM_T *pwm, uint32_t u32BrakeSource);
Depwm.h561 …eFaultBrake(EPWM_T *epwm, uint32_t u32ChannelMask, uint32_t u32LevelMask, uint32_t u32BrakeSource);
578 void EPWM_EnableFaultBrakeInt(EPWM_T *epwm, uint32_t u32BrakeSource);
579 void EPWM_DisableFaultBrakeInt(EPWM_T *epwm, uint32_t u32BrakeSource);
580 void EPWM_ClearFaultBrakeIntFlag(EPWM_T *epwm, uint32_t u32BrakeSource);
581 uint32_t EPWM_GetFaultBrakeIntFlag(EPWM_T *epwm, uint32_t u32BrakeSource);
/hal_nuvoton-latest/m48x/StdDriver/inc/
Depwm.h551 …eFaultBrake(EPWM_T *epwm, uint32_t u32ChannelMask, uint32_t u32LevelMask, uint32_t u32BrakeSource);
568 void EPWM_EnableFaultBrakeInt(EPWM_T *epwm, uint32_t u32BrakeSource);
569 void EPWM_DisableFaultBrakeInt(EPWM_T *epwm, uint32_t u32BrakeSource);
570 void EPWM_ClearFaultBrakeIntFlag(EPWM_T *epwm, uint32_t u32BrakeSource);
571 uint32_t EPWM_GetFaultBrakeIntFlag(EPWM_T *epwm, uint32_t u32BrakeSource);
Dtimer_pwm.h723 …bleFaultBrake(TIMER_T *timer, uint32_t u32CH0Level, uint32_t u32CH1Level, uint32_t u32BrakeSource);
/hal_nuvoton-latest/m46x/StdDriver/inc/
Depwm.h569 …eFaultBrake(EPWM_T *epwm, uint32_t u32ChannelMask, uint32_t u32LevelMask, uint32_t u32BrakeSource);
586 void EPWM_EnableFaultBrakeInt(EPWM_T *epwm, uint32_t u32BrakeSource);
587 void EPWM_DisableFaultBrakeInt(EPWM_T *epwm, uint32_t u32BrakeSource);
588 void EPWM_ClearFaultBrakeIntFlag(EPWM_T *epwm, uint32_t u32BrakeSource);
589 uint32_t EPWM_GetFaultBrakeIntFlag(EPWM_T *epwm, uint32_t u32BrakeSource);
Dtimer_pwm.h749 …bleFaultBrake(TIMER_T *timer, uint32_t u32CH0Level, uint32_t u32CH1Level, uint32_t u32BrakeSource);