Home
last modified time | relevance | path

Searched refs:P5_2_TCPWM0_LINE_COMPL10 (Results 1 – 25 of 32) sorted by relevance

12

/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/
Dgpio_tviibe1m_80_lqfp.h639 P5_2_TCPWM0_LINE_COMPL10 = 9, /* Digital Active - tcpwm[0].line_compl[10]:0 */ enumerator
Dgpio_tviibe2m_80_lqfp.h643 P5_2_TCPWM0_LINE_COMPL10 = 9, /* Digital Active - tcpwm[0].line_compl[10]:0 */ enumerator
Dgpio_tviibe4m_80_lqfp.h643 P5_2_TCPWM0_LINE_COMPL10 = 9, /* Digital Active - tcpwm[0].line_compl[10]:0 */ enumerator
Dgpio_tviibe1m_100_lqfp.h742 P5_2_TCPWM0_LINE_COMPL10 = 9, /* Digital Active - tcpwm[0].line_compl[10]:0 */ enumerator
Dgpio_tviibe2m_100_lqfp.h750 P5_2_TCPWM0_LINE_COMPL10 = 9, /* Digital Active - tcpwm[0].line_compl[10]:0 */ enumerator
Dgpio_tviibe4m_100_lqfp.h750 P5_2_TCPWM0_LINE_COMPL10 = 9, /* Digital Active - tcpwm[0].line_compl[10]:0 */ enumerator
Dgpio_tviibe1m_144_lqfp.h1076 P5_2_TCPWM0_LINE_COMPL10 = 9, /* Digital Active - tcpwm[0].line_compl[10]:0 */ enumerator
Dgpio_tviibe2m_144_lqfp.h1090 P5_2_TCPWM0_LINE_COMPL10 = 9, /* Digital Active - tcpwm[0].line_compl[10]:0 */ enumerator
Dgpio_tviibe4m_144_lqfp.h1090 P5_2_TCPWM0_LINE_COMPL10 = 9, /* Digital Active - tcpwm[0].line_compl[10]:0 */ enumerator
Dgpio_tviibe1m_176_lqfp.h1316 P5_2_TCPWM0_LINE_COMPL10 = 9, /* Digital Active - tcpwm[0].line_compl[10]:0 */ enumerator
Dgpio_tviibe4m_176_lqfp.h1334 P5_2_TCPWM0_LINE_COMPL10 = 9, /* Digital Active - tcpwm[0].line_compl[10]:0 */ enumerator
Dgpio_tviibe2m_176_lqfp.h1334 P5_2_TCPWM0_LINE_COMPL10 = 9, /* Digital Active - tcpwm[0].line_compl[10]:0 */ enumerator
/hal_infineon-latest/mtb-hal-cat1/COMPONENT_CAT1A/source/pin_packages/
Dcyhal_tviibe2m_80_lqfp.c572 {0u, 10u, P5_2, P5_2_TCPWM0_LINE_COMPL10},
Dcyhal_tviibe4m_80_lqfp.c572 {0u, 10u, P5_2, P5_2_TCPWM0_LINE_COMPL10},
Dcyhal_tviibe1m_80_lqfp.c536 {0u, 10u, P5_2, P5_2_TCPWM0_LINE_COMPL10},
Dcyhal_tviibe1m_100_lqfp.c610 {0u, 10u, P5_2, P5_2_TCPWM0_LINE_COMPL10},
Dcyhal_tviibe2m_100_lqfp.c654 {0u, 10u, P5_2, P5_2_TCPWM0_LINE_COMPL10},
Dcyhal_tviibe4m_100_lqfp.c654 {0u, 10u, P5_2, P5_2_TCPWM0_LINE_COMPL10},
Dcyhal_tviibe1m_144_lqfp.c783 {0u, 10u, P5_2, P5_2_TCPWM0_LINE_COMPL10},
Dcyhal_tviibe2m_144_lqfp.c844 {0u, 10u, P5_2, P5_2_TCPWM0_LINE_COMPL10},
Dcyhal_tviibe4m_144_lqfp.c844 {0u, 10u, P5_2, P5_2_TCPWM0_LINE_COMPL10},
/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1C/include/
Dgpio_xmc7100_100_teqfp.h735 P5_2_TCPWM0_LINE_COMPL10 = 9, /* Digital Active - tcpwm[0].line_compl[10]:0 */ enumerator
Dgpio_xmc7100_144_teqfp.h1078 P5_2_TCPWM0_LINE_COMPL10 = 9, /* Digital Active - tcpwm[0].line_compl[10]:0 */ enumerator
Dgpio_xmc7100_176_teqfp.h1340 P5_2_TCPWM0_LINE_COMPL10 = 9, /* Digital Active - tcpwm[0].line_compl[10]:0 */ enumerator
/hal_infineon-latest/mtb-hal-cat1/COMPONENT_CAT1C/source/pin_packages/
Dcyhal_xmc7100_100_teqfp.c867 {0u, 10u, P5_2, P5_2_TCPWM0_LINE_COMPL10},

12