Home
last modified time | relevance | path

Searched full:numbered (Results 1 – 25 of 40) sorted by relevance

12

/Zephyr-latest/scripts/native_simulator/common/src/
Dnsi_internal.h21 * numbered starting at 1 from the least significant bit. A return value of
37 * numbered starting at 1 from the least significant bit. A return value of
/Zephyr-latest/dts/bindings/gpio/
Dti,boosterpack-header.yaml14 numbered 1 through 20. The inner rows of the 40 pin variant are numbered 21
Dmikro-bus.yaml15 numbered 0 - 5 (AN - MOSI), the right side pins are numbered 6 - 10
/Zephyr-latest/tests/drivers/dma/chan_blen_transfer/boards/
Dnucleo_wb09ke.conf1 # Use lowest- and highest-numbered channels to make sure the whole range works
/Zephyr-latest/include/zephyr/arch/common/
Dffs.h25 * numbered starting at 1 from the least significant bit. A return value of
47 * numbered starting at 1 from the least significant bit. A return value of
/Zephyr-latest/soc/atmel/sam0/common/
Dsoc_port.c22 * even numbered pin goes in the bits 0..3 and the odd in soc_port_pinmux_set()
23 * numbered pin in bits 4..7. in soc_port_pinmux_set()
/Zephyr-latest/tests/benchmarks/sched/
DREADME.rst20 between each numbered step and for the whole cycle, and a running
/Zephyr-latest/subsys/logging/
DKconfig.template.log_format_config38 # Example : LOG_BACKEND_XXX_OUTPUT_TEXT should be numbered 0 across all backends
/Zephyr-latest/dts/bindings/sensor/
Despressif,esp32-pcnt.yaml11 The ESP32's PCNT module has 8 independent counting “units” numbered from 0 to 7.
12 ESP32S2 and ESP32S3 have 4 independent counting “units” numbered from 0 to 3.
/Zephyr-latest/dts/bindings/pinctrl/
Dnuvoton,numicro-pinctrl.yaml8 and each numbered subgroup in the pin group defines all the pins for that
Dnxp,mci-io-mux.yaml8 Each numbered subgroup represents pins with shared configuration for that
Dopenisa,rv32m1-pinctrl.yaml9 and each numbered subgroup in the pin group defines all the pins for that
Dnxp,port-pinctrl.yaml8 peripheral, and each numbered subgroup in the pin group defines all the pins
Dnxp,rt-iocon-pinctrl.yaml8 Each numbered subgroup represents pins with shared configuration for that
Dnxp,s32k3-pinctrl.yaml11 and each numbered subgroup in the pin group defines all the pins for that
Dnxp,lpc-iocon-pinctrl.yaml7 pin configuration defines a peripheral's pin configuration. Each numbered
Dnxp,s32ze-pinctrl.yaml11 and each numbered subgroup in the pin group defines all the pins for that
/Zephyr-latest/soc/microchip/mec/common/reg/
Dmec_adc.h14 /* 16 ADC channels numbered 0 - 15 */
18 /* Eight ADC channels numbered 0 - 7 */
/Zephyr-latest/drivers/ethernet/
Deth_xlnx_gem_priv.h552 /* The values of this enum are consecutively numbered */
567 /* The values of this enum are consecutively numbered */
582 /* The values of this enum are consecutively numbered */
604 /* The values of this enum are consecutively numbered */
/Zephyr-latest/arch/xtensa/core/
DREADME_WINDOWS.rst96 By convention spill regions always store the lowest numbered register
/Zephyr-latest/tests/benchmarks/sched/src/
Dmain.c28 * between each numbered step and for the whole cycle, and a running
/Zephyr-latest/drivers/interrupt_controller/
Dintc_dw_ace.c23 * controller with 28 lines instantiated. They get numbered
/Zephyr-latest/samples/subsys/portability/cmsis_rtos_v1/philosophers/src/
Dmain.c150 /* Djkstra's solution: always pick up the lowest numbered fork first */ in philosopher()
/Zephyr-latest/samples/kernel/metairq_dispatch/
DREADME.rst35 * On average, higher priority (lower numbered) threads have better
/Zephyr-latest/drivers/flash/
Dflash_stm32g0x.c205 * "physical" pages are numbered starting with 0 on bank1 and 256 on bank2.

12