Home
last modified time | relevance | path

Searched +full:num +full:- +full:lines (Results 1 – 25 of 61) sorted by relevance

123

/Zephyr-latest/dts/bindings/interrupt-controller/
Dnxp,pint.yaml5 include: [base.yaml, interrupt-controller.yaml]
14 num-lines:
17 description: Number of interrupt lines supported by the interrupt controller.
19 num-inputs:
Dgd,gd32-exti.yaml3 compatible: "gd,gd32-exti"
5 include: [base.yaml, interrupt-controller.yaml]
14 "#interrupt-cells":
17 num-lines:
20 description: Number of lines supported by the interrupt controller.
22 interrupt-cells:
23 - line
Dst,stm32-exti.yaml3 compatible: "st,stm32-exti"
5 include: [base.yaml, interrupt-controller.yaml]
14 interrupt-names:
17 num-lines:
20 description: Number of lines supported by the interrupt controller.
22 line-ranges:
26 Description of the input lines range for each interrupt line supported
31 line-ranges = <0 1>, <1 1>, <2 1>, <3 1>,
33 Above property provides event-range for 7 lines.
34 5 first lines contain one element
Dcypress,psoc6-intmux.yaml3 # SPDX-License-Identifier: Apache-2.0
8 The PSOC 6 Cortex-M0+ NVIC can handle up to 32 interrupts. This means that
10 to be processed in the Cortex-M0+ CPU.
13 configure the 32 NVIC lines for Cortex-M0+ CPU. Each register handles up to
17 Cortex-M0+ NVIC controller. Note that Cortex-M4 have all interrupt sources
21 configuration and how the Cortex-M0+ NVIC sources are organized. Each
22 channel chX represents a Cortex-M0+ NVIC line and it stores a vector number.
24 Cortex-M0+ NVIC controller line.
31 In practical terms, the Cortex-M0+ requires user to define all NVIC interrupt
33 the Cortex-M0+ Interrupt Multiplexer and interrupts can be processed.
[all …]
/Zephyr-latest/samples/modules/tflite-micro/magic_wand/train/
Ddata_prepare_test.py8 # http://www.apache.org/licenses/LICENSE-2.0
34 def setUp(self): # pylint: disable=g-missing-super-call
35 …./%s/output_%s_%s.txt" % (folders[0], folders[0], names[0]) # pylint: disable=undefined-variable
37 …e_original_data(folders[0], names[0], self.data, self.file) # pylint: disable=undefined-variable
40 num = 0
42 lines = csv.reader(f)
43 for idx, line in enumerate(lines): # pylint: disable=unused-variable
44 if len(line) == 3 and line[2] == "-":
45 num += 1
46 self.assertEqual(len(self.data), num)
[all …]
Ddata_split_test.py8 # http://www.apache.org/licenses/LICENSE-2.0
31 def setUp(self): # pylint: disable=g-missing-super-call
35 lines = f.readlines()
36 self.num = len(lines)
39 self.assertEqual(len(self.data), self.num)
43 set(list(self.data[-1])), set(["gesture", "accel_ms2_xyz", "name"]))
47 lines = f.readlines()
48 for idx, line in enumerate(lines): # pylint: disable=unused-variable
71 self.assertEqual(len(test_data_100), self.num)
72 self.assertEqual(len(test_data_0), (self.num - 2 * len_50))
[all …]
Ddata_load.py8 # http://www.apache.org/licenses/LICENSE-2.0
16 # pylint: disable=g-bad-import-order
50 def get_data_file(self, data_path, data_type): # pylint: disable=no-self-use
55 lines = f.readlines()
56 for idx, line in enumerate(lines): # pylint: disable=unused-variable
66 def pad(self, data, seq_length, dim): # pylint: disable=no-self-use
70 # Before- Neighbour padding
71 tmp_data = (np.random.rand(seq_length, dim) - 0.5) * noise_level + data[0]
72 tmp_data[(seq_length -
75 # After- Neighbour padding
[all …]
/Zephyr-latest/dts/bindings/spi/
Dnxp,s32-spi.yaml1 # Copyright 2022-2023 NXP
2 # SPDX-License-Identifier: Apache-2.0
6 compatible: "nxp,s32-spi"
8 include: [spi-controller.yaml, pinctrl-device.yaml]
17 num-cs:
26 pinctrl-0:
29 pinctrl-names:
37 spi-sck-cs-delay:
45 This value will not be applied for CS lines controlled by GPIO.
47 spi-cs-sck-delay:
[all …]
/Zephyr-latest/scripts/build/
Dgen_device_deps.py6 # SPDX-License-Identifier: Apache-2.0
12 This information is encoded in the first-pass binary using identifiers
17 For example the sensor might have a first-pass handle defined by its
26 driver-specific object file.
38 'dts', 'python-devicetree', 'src'))
47 parser.add_argument("-k", "--kernel", required=True,
49 parser.add_argument("--dynamic-deps", action="store_true",
51 parser.add_argument("-d", "--num-dynamic-devices", required=False, default=0,
53 parser.add_argument("-o", "--output-source", required=True,
55 parser.add_argument("-g", "--output-graphviz",
[all …]
/Zephyr-latest/doc/build/dts/
Dbindings-intro.rst1 .. _dt-binding-compat:
8 For a detailed syntax reference, see :ref:`dt-bindings-file-syntax`.
11 properties <dt-important-props>`.
18 .. _dt-bindings-simple-example:
25 .. code-block:: devicetree
28 bar-device {
29 compatible = "foo-company,bar-device";
30 num-foos = <3>;
35 .. code-block:: yaml
39 compatible: "foo-company,bar-device"
[all …]
/Zephyr-latest/dts/arm/microchip/
Dmec1727nsz.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <arm/armv7-m.dtsi>
9 #include <zephyr/dt-bindings/i2c/i2c.h>
10 #include <zephyr/dt-bindings/gpio/gpio.h>
11 #include <zephyr/dt-bindings/clock/mchp_xec_pcr.h>
12 #include <zephyr/dt-bindings/interrupt-controller/mchp-xec-ecia.h>
14 #include "mec172x/mec172x-vw-routing.dtsi"
21 #address-cells = <1>;
22 #size-cells = <0>;
26 compatible = "arm,cortex-m4";
[all …]
/Zephyr-latest/dts/arm/nxp/
Dnxp_lpc51u68.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <arm/armv6-m.dtsi>
8 #include <zephyr/dt-bindings/clock/mcux_lpc_syscon_clock.h>
9 #include <zephyr/dt-bindings/gpio/gpio.h>
10 #include <zephyr/dt-bindings/i2c/i2c.h>
12 #include <zephyr/dt-bindings/reset/nxp_syscon_reset_common.h>
16 #address-cells = <1>;
17 #size-cells = <0>;
20 compatible = "arm,cortex-m0+";
27 compatible = "nxp,lpc-syscon";
[all …]
Dnxp_lpc54xxx.dtsi4 * SPDX-License-Identifier: Apache-2.0
8 #include <zephyr/dt-bindings/clock/mcux_lpc_syscon_clock.h>
9 #include <zephyr/dt-bindings/gpio/gpio.h>
10 #include <zephyr/dt-bindings/i2c/i2c.h>
12 #include <zephyr/dt-bindings/reset/nxp_syscon_reset_common.h>
16 gpio-0 = &gpio0;
17 gpio-1 = &gpio1;
18 mailbox-0 = &mailbox0;
22 zephyr,flash-controller = &iap;
26 #address-cells = <1>;
[all …]
Dnxp_lpc55S0x_common.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <arm/armv8-m.dtsi>
8 #include <zephyr/dt-bindings/clock/mcux_lpc_syscon_clock.h>
9 #include <zephyr/dt-bindings/gpio/gpio.h>
11 #include <zephyr/dt-bindings/reset/nxp_syscon_reset_common.h>
15 #address-cells = <1>;
16 #size-cells = <0>;
19 compatible = "arm,cortex-m33f";
21 #address-cells = <1>;
22 #size-cells = <1>;
[all …]
Dnxp_lpc55S2x_common.dtsi5 * SPDX-License-Identifier: Apache-2.0
8 #include <arm/armv8-m.dtsi>
9 #include <zephyr/dt-bindings/adc/adc.h>
10 #include <zephyr/dt-bindings/clock/mcux_lpc_syscon_clock.h>
11 #include <zephyr/dt-bindings/gpio/gpio.h>
12 #include <zephyr/dt-bindings/i2c/i2c.h>
13 #include <zephyr/dt-bindings/memory-attr/memory-attr-arm.h>
15 #include <zephyr/dt-bindings/reset/nxp_syscon_reset_common.h>
23 zephyr,flash-controller = &iap;
27 #address-cells = <1>;
[all …]
Dnxp_lpc55S6x_common.dtsi5 * SPDX-License-Identifier: Apache-2.0
9 #include <zephyr/dt-bindings/adc/adc.h>
10 #include <zephyr/dt-bindings/clock/mcux_lpc_syscon_clock.h>
11 #include <zephyr/dt-bindings/gpio/gpio.h>
12 #include <zephyr/dt-bindings/i2c/i2c.h>
13 #include <zephyr/dt-bindings/inputmux/inputmux_trigger_ports.h>
14 #include <zephyr/dt-bindings/memory-attr/memory-attr-arm.h>
15 #include <arm/armv8-m.dtsi>
16 #include <zephyr/dt-bindings/reset/nxp_syscon_reset_common.h>
24 zephyr,flash-controller = &iap;
[all …]
Dnxp_lpc55S1x_common.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <arm/armv8-m.dtsi>
8 #include <zephyr/dt-bindings/clock/mcux_lpc_syscon_clock.h>
9 #include <zephyr/dt-bindings/gpio/gpio.h>
10 #include <zephyr/dt-bindings/i2c/i2c.h>
11 #include <zephyr/dt-bindings/memory-attr/memory-attr-arm.h>
13 #include <zephyr/dt-bindings/reset/nxp_syscon_reset_common.h>
17 #address-cells = <1>;
18 #size-cells = <0>;
21 compatible = "arm,cortex-m33f";
[all …]
Dnxp_rw6xx_common.dtsi2 * Copyright 2022-2024 NXP
4 * SPDX-License-Identifier: Apache-2.0
7 #include <zephyr/dt-bindings/clock/mcux_lpc_syscon_clock.h>
8 #include <dt-bindings/gpio/gpio.h>
9 #include <zephyr/dt-bindings/memory-attr/memory-attr-arm.h>
10 #include <dt-bindings/i2c/i2c.h>
11 #include <zephyr/dt-bindings/power/nxp_rw_pmu.h>
12 #include <dt-bindings/adc/nxp,gau-adc.h>
13 #include <zephyr/dt-bindings/reset/nxp_syscon_reset_common.h>
14 #include <zephyr/dt-bindings/memory-attr/memory-attr-arm.h>
[all …]
Dnxp_lpc55S3x_common.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <arm/armv8-m.dtsi>
8 #include <zephyr/dt-bindings/adc/adc.h>
9 #include <zephyr/dt-bindings/clock/mcux_lpc_syscon_clock.h>
10 #include <zephyr/dt-bindings/gpio/gpio.h>
11 #include <zephyr/dt-bindings/i2c/i2c.h>
12 #include <zephyr/dt-bindings/inputmux/inputmux_trigger_ports.h>
14 #include <zephyr/dt-bindings/reset/nxp_syscon_reset_common.h>
18 #address-cells = <1>;
19 #size-cells = <0>;
[all …]
Dnxp_rt5xx_common.dtsi2 * Copyright 2022-2024 NXP
4 * SPDX-License-Identifier: Apache-2.0
8 #include <arm/armv8-m.dtsi>
9 #include <zephyr/dt-bindings/adc/adc.h>
10 #include <zephyr/dt-bindings/clock/mcux_lpc_syscon_clock.h>
11 #include <zephyr/dt-bindings/gpio/gpio.h>
12 #include <zephyr/dt-bindings/i2c/i2c.h>
13 #include <zephyr/dt-bindings/mipi_dsi/mipi_dsi.h>
14 #include <zephyr/dt-bindings/inputmux/inputmux_trigger_ports.h>
15 #include <zephyr/dt-bindings/memory-attr/memory-attr-arm.h>
[all …]
/Zephyr-latest/drivers/ethernet/
DKconfig.sam_gmac4 # SPDX-License-Identifier: Apache-2.0
24 # Just for readability, to keep the following lines shorter.
25 DT_ETH_SAM_GMAC_NQ := $(dt_node_int_prop_int,$(DT_ETH_SAM_GMAC_PATH),num-queues)
/Zephyr-latest/dts/arm/gd/gd32l23x/
Dgd32l23x.dtsi4 * SPDX-License-Identifier: Apache-2.0
8 #include <arm/armv8-m.dtsi>
9 #include <zephyr/dt-bindings/adc/adc.h>
10 #include <zephyr/dt-bindings/gpio/gpio.h>
11 #include <zephyr/dt-bindings/clock/gd32l23x-clocks.h>
12 #include <zephyr/dt-bindings/reset/gd32l23x.h>
16 #address-cells = <1>;
17 #size-cells = <0>;
20 compatible = "arm,cortex-m23";
22 clock-frequency = <DT_FREQ_M(64)>;
[all …]
/Zephyr-latest/scripts/kconfig/
Dmenuconfig.py3 # Copyright (c) 2018-2019, Nordic Semiconductor ASA and Ulf Magnusson
4 # SPDX-License-Identifier: ISC
10 A curses-based Python 2/3 menuconfig implementation. The interface should feel
19 Ctrl-D/U: Page Down/Page Up
27 character in it in the current menu isn't supported. A jump-to feature for
33 F: Toggle show-help mode, which shows the help text of the currently selected
37 C: Toggle show-name mode, which shows the symbol name before each symbol menu
40 A: Toggle show-all mode, which shows all items, including currently invisible
52 When run in standalone mode, the top-level Kconfig file to load can be passed
53 as a command-line argument. With no argument, it defaults to "Kconfig".
[all …]
/Zephyr-latest/dts/arm/st/wb0/
Dstm32wb0.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <arm/armv6-m.dtsi>
8 #include <zephyr/dt-bindings/i2c/i2c.h>
9 #include <zephyr/dt-bindings/adc/adc.h>
10 #include <zephyr/dt-bindings/pwm/pwm.h>
11 #include <zephyr/dt-bindings/gpio/gpio.h>
12 #include <zephyr/dt-bindings/clock/stm32wb0_clock.h>
13 #include <zephyr/dt-bindings/reset/stm32wb0_reset.h>
14 #include <zephyr/dt-bindings/dma/stm32_dma.h>
25 zephyr,flash-controller = &flash;
[all …]
/Zephyr-latest/dts/arm/st/l0/
Dstm32l0.dtsi5 * SPDX-License-Identifier: Apache-2.0
8 #include <arm/armv6-m.dtsi>
9 #include <zephyr/dt-bindings/clock/stm32l0_clock.h>
10 #include <zephyr/dt-bindings/i2c/i2c.h>
11 #include <zephyr/dt-bindings/gpio/gpio.h>
12 #include <zephyr/dt-bindings/pwm/pwm.h>
13 #include <zephyr/dt-bindings/adc/adc.h>
14 #include <zephyr/dt-bindings/pwm/stm32_pwm.h>
15 #include <zephyr/dt-bindings/dma/stm32_dma.h>
16 #include <zephyr/dt-bindings/adc/stm32l4_adc.h>
[all …]

123