Home
last modified time | relevance | path

Searched full:apb2_clk (Results 1 – 8 of 8) sorted by relevance

/Zephyr-latest/dts/bindings/clock/
Dnuvoton,npcx-pcc.yaml17 apb2-prescaler = <5>; /* APB2_CLK runs at 20MHz */
118 APB2 prescaler. It sets the APB2 bus frequency, APB2_CLK, by dividing
120 - APB2_CLK must be set to 8MHz <= APB2_CLK <= 50MHz.
121 - APB2_CLK must be an integer division (including 1) of CORE_CLK.
123 1, APB2_CLK = OFMCLK
124 2, APB2_CLK = OFMCLK / 2
125 3, APB2_CLK = OFMCLK / 3
126 4, APB2_CLK = OFMCLK / 4
127 5, APB2_CLK = OFMCLK / 5
128 6, APB2_CLK = OFMCLK / 6
[all …]
Dnuvoton,npcm-pcc.yaml17 apb2-prescaler = <1>; /* APB2_CLK runs at 96MHz */
120 APB2 prescaler. It sets the APB2 bus frequency, APB2_CLK, by dividing
122 - The maximum APB2_CLK frequency is either the MCLK frequency divided by 1 or 100 MHz.
124 1, APB2_CLK = OFMCLK
125 2, APB2_CLK = OFMCLK / 2
126 3, APB2_CLK = OFMCLK / 3
127 4, APB2_CLK = OFMCLK / 4
128 5, APB2_CLK = OFMCLK / 5
129 6, APB2_CLK = OFMCLK / 6
130 7, APB2_CLK = OFMCLK / 7
[all …]
/Zephyr-latest/dts/arm/nuvoton/npcm/
Dnpcm4.dtsi30 apb2-prescaler = <1>; /* APB2_CLK runs at 96MHz */
/Zephyr-latest/dts/bindings/i3c/
Dnuvoton,npcx-i3c.yaml14 apb2-prescaler = <6>; /* APB2_CLK runs at 15MHz */
/Zephyr-latest/drivers/clock_control/
Dclock_control_npcx.c181 "Invalid APB2_CLK setting");
/Zephyr-latest/dts/arm/nuvoton/npcx/
Dnpcx7.dtsi125 apb2-prescaler = <6>; /* APB2_CLK runs at 15MHz */
Dnpcx9.dtsi156 apb2-prescaler = <6>; /* APB2_CLK runs at 15MHz */
Dnpcx4.dtsi156 apb2-prescaler = <8>; /* APB2_CLK runs at 15MHz */