Home
last modified time | relevance | path

Searched +full:10 +full:mbit (Results 1 – 25 of 72) sorted by relevance

123

/Zephyr-latest/dts/bindings/ethernet/
Datmel,gmac-common.yaml42 This specifies maximum speed in Mbit/s supported by the device. The
43 gmac driver supports 10Mbit/s and 100Mbit/s. Using 100, as default
44 value, enables driver to configure 10 and 100Mbit/s speeds.
Dsnps,dwcxgmac.yaml30 - 10
36 This specifies maximum speed in Mbit/s supported by the device. The
37 xgmac driver supports 10Mbit/s, 100Mbit/s, 1000Mbit/s, and 2500Mbit/s. Using 1000,
38 as default value, enables driver to configure 10 and 100Mbit/s speeds.
39 2500Mbit/s speed can be used only with Soft PCS. When selected driver assumes
41 selected as gmii when 2500Mbit/s speed is selected.
/Zephyr-latest/tests/drivers/can/timing/
DKconfig15 - 10 kbit/s
22 - 1 Mbit/s
25 - 1.0 Mbit/s
26 - 2.0 Mbit/s
27 - 4.0 Mbit/s
28 - 5.0 Mbit/s
29 - 8.0 Mbit/s
/Zephyr-latest/drivers/ethernet/phy/
Dphy_dm8806_priv.h9 /* 10 Mbit/s transfer with half duplex mask. */
11 /* 10 Mbit/s transfer with full duplex mask. */
13 /* 100 Mbit/s transfer with half duplex mask. */
15 /* 100 Mbit/s transfer with full duplex mask. */
28 /* 10 Mbit/s transfer speed with half duplex. */
30 /* 10 Mbit/s transfer speed with full duplex. */
32 /* 100 Mbit/s transfer speed with half duplex. */
34 /* 100 Mbit/s transfer speed with full duplex. */
152 * 10M link fail - LED off
153 * 10M link ok and no TX/RX activity - LED on
[all …]
/Zephyr-latest/boards/renesas/rzt2m_starterkit/doc/
Dindex.rst26 * SDRAM (256MBit),
27 * NOR Flash (256MBit),
28 * Octa Flash (512MBit),
29 * HyperRAM (512Mbit),
30 * QSPI Serial Flash (512Mbit),
35 * Debug interfaces (J-Link, MIPI-10, MIPI-20),
/Zephyr-latest/boards/gaisler/gr716a_mini/
Dgr716a_mini.dts29 /* 256 Mbit SPI flash MX25L25635FZ2I-10G in 8 pin WSON package */
/Zephyr-latest/boards/shields/x_nucleo_eeprma2/
Dx_nucleo_eeprma2.overlay48 /* M24M01-DFMN6TP aka U3 (1 Mbit eeprom in SO8N package) */
70 * All chip select pins have an on board 10k pull-up resistor to VCC,
74 * All hold pins are connected to VCC with a 10k pull-up, and
77 * All write-protect pins are connected to J11 with a 10k pull-up
112 /* M95M04-DRMN6TP aka U7 (4 Mbit eeprom in SON8 package) */
118 /* max-frequency 10MHz for vcc>=2.5V and 5MHz for vcc>=1.8V */
119 spi-max-frequency = <DT_FREQ_M(10)>;
/Zephyr-latest/drivers/ethernet/
Dphy_xlnx_gem.c57 } while ((reg_val & ETH_XLNX_GEM_MDIO_IDLE_BIT) == 0 && poll_cnt < 10); in phy_xlnx_gem_mdio_read()
58 if (poll_cnt == 10) { in phy_xlnx_gem_mdio_read()
90 } while ((reg_val & ETH_XLNX_GEM_MDIO_IDLE_BIT) == 0 && poll_cnt < 10); in phy_xlnx_gem_mdio_read()
91 if (poll_cnt == 10) { in phy_xlnx_gem_mdio_read()
136 } while ((reg_val & ETH_XLNX_GEM_MDIO_IDLE_BIT) == 0 && poll_cnt < 10); in phy_xlnx_gem_mdio_write()
137 if (poll_cnt == 10) { in phy_xlnx_gem_mdio_write()
171 } while ((reg_val & ETH_XLNX_GEM_MDIO_IDLE_BIT) == 0 && poll_cnt < 10); in phy_xlnx_gem_mdio_write()
172 if (poll_cnt == 10) { in phy_xlnx_gem_mdio_write()
216 while (((phy_data & PHY_MRVL_COPPER_CONTROL_RESET_BIT) != 0) && (retries++ < 10)) { in phy_xlnx_gem_marvell_alaska_reset()
220 if (retries == 10) { in phy_xlnx_gem_marvell_alaska_reset()
[all …]
Deth_xlnx_gem.c834 if (tmp >= (target - 10) && tmp <= (target + 10)) { in eth_xlnx_gem_configure_clocks()
838 if (tmp >= (target - 10) && tmp <= (target + 10)) { in eth_xlnx_gem_configure_clocks()
1002 /* [00] 10 or 100 Mbps */ in eth_xlnx_gem_set_initial_nwcfg()
1005 /* [10] Gigabit mode enable */ in eth_xlnx_gem_set_initial_nwcfg()
1009 * No else-branch for 10Mbit/s mode: in eth_xlnx_gem_set_initial_nwcfg()
1010 * in 10 Mbit/s mode, both bits [00] and [10] remain 0 in eth_xlnx_gem_set_initial_nwcfg()
1037 /* No bits to set for 10 Mbps. 100 Mbps and 1 Gbps set one bit each. */ in eth_xlnx_gem_set_nwcfg_link_speed()
1120 /* [10] TX buffer memory size select */ in eth_xlnx_gem_set_initial_dmacr()
1263 ? "100 MBit/s" in eth_xlnx_gem_poll_phy()
1265 ? "10 MBit/s" : "undefined / link down"); in eth_xlnx_gem_poll_phy()
[all …]
/Zephyr-latest/doc/connectivity/networking/api/
Dethernet.rst26 * 10, 100 and 1000 Mbit/sec links
/Zephyr-latest/boards/96boards/avenger96/doc/
Dindex.rst23 - Ethernet: 10/100/1000 Mbit/s, IEEE 802.3 Compliant
93 - 6 × I2C FM+ (1 Mbit/s, SMBus/PMBus)
94 - 4 × UART + 4 × USART (12.5 Mbit/s, ISO7816 interface, LIN, IrDA, SPI slave)
95 - 6 × SPI (50 Mbit/s, including 3 with full duplex I2S audio class accuracy)
103 - 10/100M or Gigabit Ethernet GMAC (IEEE 1588v2 hardware, MII/RMII/GMII/RGMI)
124 - 10 × 16-bit general-purpose timers (including 2 basic timers without PWM)
/Zephyr-latest/include/zephyr/net/
Dphy.h33 /** 10Base-T Half-Duplex */
35 /** 10Base-T Full-Duplex */
70 * @brief Check if phy link speed is 100 Mbit/sec.
74 * @return True if link is 1 Mbit/sec, false if not.
/Zephyr-latest/boards/nxp/rd_rw612_bga/
Drd_rw612_bga.dtsi59 <10 0 &hsgpio0 18 0>, /* D4 */
62 <13 0 &hsgpio0 10 0>, /* D7 */
85 <10 0 &hsgpio0 2 0>, /* Pin 10, LCD backlight control */
140 /* MX25UM51245G is 64MB, 512MBit flash part */
175 /* IS66WVQ8M4 is 4MB, 32MBit pSRAM */
/Zephyr-latest/boards/nxp/imx95_evk/doc/
Dindex.rst37 at 100 Mbit/s or 1000 Mbit/s
41 - Supports 100 Mbit/s or 1000 Mbit/s RGMII Ethernet with one RJ45
44 - 10 Gbit Ethernet controller
46 - Supports XFI and USXGMII interfaces with one 10 Gbit RJ45 ICM connected
/Zephyr-latest/boards/st/stm32f413h_disco/doc/
Dindex.rst23 - 128 Mbit Quad-SPI Nor Flash
24 - 8 Mbit 16-bit wide PSRAM
60 - USART/UART (10)
128 The STM32F413H-DISCO Discovery kit has up to 10 UARTs. The Zephyr console output is assigned to UAR…
/Zephyr-latest/boards/st/stm32mp157c_dk2/doc/
Dstm32mp157_dk2.rst96 - 6 × I2C FM+ (1 Mbit/s, SMBus/PMBus)
97 - 4 × UART + 4 × USART (12.5 Mbit/s, ISO7816 interface, LIN, IrDA, SPI slave)
98 - 6 × SPI (50 Mbit/s, including 3 with full duplex I2S audio class accuracy)
106 - 10/100M or Gigabit Ethernet GMAC (IEEE 1588v2 hardware, MII/RMII/GMII/RGMI)
127 - 10 × 16-bit general-purpose timers (including 2 basic timers without PWM)
/Zephyr-latest/boards/st/st25dv_mb1283_disco/
Dst25dv_mb1283_disco.dts54 gpios = <&gpioe 10 GPIO_ACTIVE_LOW>;
129 &spi2 { /* Max 20 Mbit/s */
/Zephyr-latest/boards/adi/eval_adin2111ebz/doc/
Dindex.rst7 low power 10BASE-T1L 2-Port Ethernet switch. The evaluation board provides 2 10BASE-T1L channels
8 with 10Mbit per second Single Pair Ethernet (SPE) connections reaching up to 1.7km of link distance.
10 The ADIN2111 internal switch can be configured in store and forward mode between the two 10BASE-T1L
21 packets between the 2x 10BASE-T1L ports. The 2x links are configured by setting the ADIN2111
72 | ADIN2111 | spi | adin2111 10BASE-T1L mac/phy |
126 EVAL-ADIN2111EBZ includes an ST-LINK/V2-1 JTAG/SWD 10 or 20 pin connector. This interface is
/Zephyr-latest/boards/st/stm32h7b3i_dk/doc/
Dindex.rst28 - 512-Mbit Octo-SPI NOR Flash memory
29 - 128-Mbit SDRAM
40 - TAG-Connect 10-pin footprint
41 - Arm |reg| Cortex |reg| 10-pin 1.27mm-pitch debug connector over STDC14 footprint
184 The STM32H7B3I Discovery kit has up to 10 UARTs. The Zephyr console output is assigned
/Zephyr-latest/boards/st/stm32h745i_disco/doc/
Dindex.rst10 development by an evaluation of almost all peripherals (such as USB OTG FS, Ethernet 10/100Mb/s,
26 - 2× 512-Mbit Quad-SPI NOR flash memory
27 - 128-Mbit SDRAM
40 - Tag‑Connect |trade| (TAG) 10-pin footprint
41 - Arm |reg| Cortex |reg| 10-pin 1.27 mm pitch debug connector over STDC14 footprint
/Zephyr-latest/boards/nxp/mimxrt595_evk/
Dmimxrt595_evk_mimxrt595s_cm33.dts55 gpios = <&gpio0 10 GPIO_ACTIVE_LOW>;
91 <10 0 &gpio4 24 0>, /* D4 */
370 pwr-gpios = <&gpio2 10 GPIO_ACTIVE_HIGH>;
395 /* MX25UM51245G is 64MB, 512MBit flash part */
443 /* APS6408L is 8MB, 64MBit pSRAM */
/Zephyr-latest/boards/nxp/mimxrt1024_evk/doc/
Dindex.rst19 - 256 Mbit SDRAM
20 - 32 Mbit QSPI Flash
25 - 10/100 Mbit/s Ethernet PHY
43 - JTAG 10-pin connector
177 | GPIO_AD_B1_10 | ADC1 | ADC1 Channel 10 |
214 mode jumper, and J55 is the 10 pin JTAG/SWD header.
/Zephyr-latest/boards/nxp/mimxrt1160_evk/doc/
Dindex.rst21 - 512 Mbit SDRAM
22 - 128 Mbit QSPI Flash
23 - 512 Mbit Octal Flash
32 - 10/100 Mbit/s Ethernet PHY
33 - 10/100/1000 Mbit/s Ethernet PHY
/Zephyr-latest/boards/adi/eval_adin1110ebz/doc/
Dindex.rst7 low power 10BASE-T1L MAC-PHY. It provides 10Mbit per second Single Pair Ethernet (SPE) connections
64 | ADIN1110 | spi | adin1110 10BASE-T1L mac/phy |
125 EVAL-ADIN1110EBZ includes an ST-LINK/V2-1 JTAG/SWD 10 or 20 pin connector. This interface is
/Zephyr-latest/boards/nxp/mimxrt685_evk/
Dmimxrt685_evk_mimxrt685s_cm33.dts59 gpios = <&gpio0 10 GPIO_ACTIVE_LOW>;
114 <10 0 &gpio1 0 0>, /* D4 */
115 <11 0 &gpio1 10 0>, /* D5 */
185 dmas = <&dma0 10>, <&dma0 11>;
256 /* MX25UM51245G is 64MB, 512MBit flash part */
343 pwr-gpios = <&gpio2 10 GPIO_ACTIVE_HIGH>;

123