Home
last modified time | relevance | path

Searched full:topckgen (Results 1 – 25 of 63) sorted by relevance

123

/Linux-v5.10/Documentation/devicetree/bindings/arm/mediatek/
Dmediatek,topckgen.txt1 Mediatek topckgen controller
4 The Mediatek topckgen controller provides various clocks to the system.
9 - "mediatek,mt2701-topckgen"
10 - "mediatek,mt2712-topckgen", "syscon"
11 - "mediatek,mt6765-topckgen", "syscon"
12 - "mediatek,mt6779-topckgen", "syscon"
13 - "mediatek,mt6797-topckgen"
14 - "mediatek,mt7622-topckgen"
15 - "mediatek,mt7623-topckgen", "mediatek,mt2701-topckgen"
16 - "mediatek,mt7629-topckgen"
[all …]
/Linux-v5.10/arch/arm64/boot/dts/mediatek/
Dmt8516.dtsi58 <&topckgen CLK_TOP_MAINPLL_D2>;
71 <&topckgen CLK_TOP_MAINPLL_D2>;
84 <&topckgen CLK_TOP_MAINPLL_D2>;
97 <&topckgen CLK_TOP_MAINPLL_D2>;
182 topckgen: topckgen@10000000 { label
183 compatible = "mediatek,mt8516-topckgen", "syscon";
218 clocks = <&topckgen CLK_TOP_CLK26M_D2>,
219 <&topckgen CLK_TOP_APXGPT>;
245 clocks = <&topckgen CLK_TOP_PMICWRAP_26M>,
246 <&topckgen CLK_TOP_PMICWRAP_AP>;
[all …]
Dmt7622.dtsi243 clocks = <&topckgen CLK_TOP_HIF_SEL>;
252 <&topckgen CLK_TOP_AXI_SEL>;
285 topckgen: topckgen@10210000 { label
286 compatible = "mediatek,mt7622-topckgen",
325 clocks = <&topckgen CLK_TOP_RTC>;
389 clocks = <&topckgen CLK_TOP_UART_SEL>,
400 clocks = <&topckgen CLK_TOP_UART_SEL>,
411 clocks = <&topckgen CLK_TOP_UART_SEL>,
422 clocks = <&topckgen CLK_TOP_UART_SEL>,
432 clocks = <&topckgen CLK_TOP_PWM_SEL>,
[all …]
Dmt8173.dtsi356 topckgen: clock-controller@10000000 { label
357 compatible = "mediatek,mt8173-topckgen";
458 <&topckgen CLK_TOP_MM_SEL>,
459 <&topckgen CLK_TOP_VENC_SEL>,
460 <&topckgen CLK_TOP_VENC_LT_SEL>;
477 <&topckgen CLK_TOP_RTC_SEL>;
505 clocks = <&topckgen CLK_TOP_SCP_SEL>;
703 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
704 <&topckgen CLK_TOP_SPI_SEL>,
728 <&topckgen CLK_TOP_SPINFI_IFR_SEL>;
[all …]
Dmt2712e.dtsi90 <&topckgen CLK_TOP_F_MP0_PLL1>;
103 <&topckgen CLK_TOP_F_MP0_PLL1>;
116 <&topckgen CLK_TOP_F_BIG_PLL1>;
246 topckgen: syscon@10000000 { label
247 compatible = "mediatek,mt2712-topckgen", "syscon";
285 clocks = <&topckgen CLK_TOP_MM_SEL>,
286 <&topckgen CLK_TOP_MFG_SEL>,
287 <&topckgen CLK_TOP_VENC_SEL>,
288 <&topckgen CLK_TOP_JPGDEC_SEL>,
289 <&topckgen CLK_TOP_A1SYS_HP_SEL>,
[all …]
Dmt8183.dtsi276 topckgen: syscon@10000000 { label
277 compatible = "mediatek,mt8183-topckgen", "syscon";
336 clocks = <&topckgen CLK_TOP_MUX_PMICSPI>,
358 clocks = <&topckgen CLK_TOP_CLK13M>;
475 clocks = <&topckgen CLK_TOP_SYSPLL_D5_D2>,
476 <&topckgen CLK_TOP_MUX_SPI>,
502 clocks = <&topckgen CLK_TOP_SYSPLL_D5_D2>,
503 <&topckgen CLK_TOP_MUX_SPI>,
529 clocks = <&topckgen CLK_TOP_SYSPLL_D5_D2>,
530 <&topckgen CLK_TOP_MUX_SPI>,
[all …]
Dmt6797.dtsi114 topckgen: topckgen@10000000 { label
115 compatible = "mediatek,mt6797-topckgen";
213 clocks = <&topckgen CLK_TOP_MUX_MFG>,
214 <&topckgen CLK_TOP_MUX_MM>,
215 <&topckgen CLK_TOP_MUX_VDEC>;
Dmt7622-rfb1.dts199 assigned-clocks = <&topckgen CLK_TOP_MSDC30_0_SEL>;
200 assigned-clock-parents = <&topckgen CLK_TOP_UNIV48M>;
216 assigned-clocks = <&topckgen CLK_TOP_MSDC30_1_SEL>;
217 assigned-clock-parents = <&topckgen CLK_TOP_UNIV48M>;
Dmt7622-bananapi-bpi-r64.dts222 assigned-clocks = <&topckgen CLK_TOP_MSDC30_0_SEL>;
223 assigned-clock-parents = <&topckgen CLK_TOP_UNIV48M>;
239 assigned-clocks = <&topckgen CLK_TOP_MSDC30_1_SEL>;
240 assigned-clock-parents = <&topckgen CLK_TOP_UNIV48M>;
/Linux-v5.10/Documentation/devicetree/bindings/sound/
Dmt2701-afe-pcm.txt69 <&topckgen CLK_TOP_AUD_MUX1_SEL>,
70 <&topckgen CLK_TOP_AUD_MUX2_SEL>,
71 <&topckgen CLK_TOP_AUD_48K_TIMING>,
72 <&topckgen CLK_TOP_AUD_44K_TIMING>,
73 <&topckgen CLK_TOP_AUD_K1_SRC_SEL>,
74 <&topckgen CLK_TOP_AUD_K2_SRC_SEL>,
75 <&topckgen CLK_TOP_AUD_K3_SRC_SEL>,
76 <&topckgen CLK_TOP_AUD_K4_SRC_SEL>,
77 <&topckgen CLK_TOP_AUD_K1_SRC_DIV>,
78 <&topckgen CLK_TOP_AUD_K2_SRC_DIV>,
[all …]
Dmtk-afe-pcm.txt26 <&topckgen TOP_AUDIO_SEL>,
27 <&topckgen TOP_AUD_INTBUS_SEL>,
28 <&topckgen TOP_APLL1_DIV0>,
29 <&topckgen TOP_APLL2_DIV0>,
30 <&topckgen TOP_I2S0_M_CK_SEL>,
31 <&topckgen TOP_I2S1_M_CK_SEL>,
32 <&topckgen TOP_I2S2_M_CK_SEL>,
33 <&topckgen TOP_I2S3_M_CK_SEL>,
34 <&topckgen TOP_I2S3_B_CK_SEL>;
Dmt6797-afe-pcm.txt29 <&topckgen CLK_TOP_MUX_AUDIO>,
30 <&topckgen CLK_TOP_MUX_AUD_INTBUS>,
31 <&topckgen CLK_TOP_SYSPLL3_D4>,
32 <&topckgen CLK_TOP_SYSPLL1_D4>,
Dmt8183-afe-pcm.txt32 <&topckgen CLK_TOP_MUX_AUDIO>,
33 <&topckgen CLK_TOP_MUX_AUD_INTBUS>,
34 <&topckgen CLK_TOP_SYSPLL_D2_D4>,
/Linux-v5.10/Documentation/devicetree/bindings/media/
Dmediatek-vcodec.txt57 <&topckgen CLK_TOP_UNIVPLL_D2>,
58 <&topckgen CLK_TOP_CCI400_SEL>,
59 <&topckgen CLK_TOP_VDEC_SEL>,
60 <&topckgen CLK_TOP_VCODECPLL>,
62 <&topckgen CLK_TOP_VENC_LT_SEL>,
63 <&topckgen CLK_TOP_VCODECPLL_370P5>;
72 assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>,
73 <&topckgen CLK_TOP_CCI400_SEL>,
74 <&topckgen CLK_TOP_VDEC_SEL>,
77 assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL_370P5>,
[all …]
/Linux-v5.10/arch/arm/boot/dts/
Dmt7629.dtsi98 clocks = <&topckgen CLK_TOP_HIF_SEL>;
100 assigned-clocks = <&topckgen CLK_TOP_HIF_SEL>;
101 assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL1_D2>;
138 topckgen: syscon@10210000 { label
139 compatible = "mediatek,mt7629-topckgen", "syscon";
216 clocks = <&topckgen CLK_TOP_UART_SEL>,
227 clocks = <&topckgen CLK_TOP_UART_SEL>,
238 clocks = <&topckgen CLK_TOP_UART_SEL>,
248 clocks = <&topckgen CLK_TOP_PWM_SEL>,
252 assigned-clocks = <&topckgen CLK_TOP_PWM_SEL>;
[all …]
Dmt2701.dtsi126 topckgen: syscon@10000000 { label
127 compatible = "mediatek,mt2701-topckgen", "syscon";
156 clocks = <&topckgen CLK_TOP_MM_SEL>,
157 <&topckgen CLK_TOP_MFG_SEL>,
158 <&topckgen CLK_TOP_ETHIF_SEL>;
343 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
344 <&topckgen CLK_TOP_SPI0_SEL>,
390 <&topckgen CLK_TOP_FLASH_SEL>;
403 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
404 <&topckgen CLK_TOP_SPI1_SEL>,
[all …]
Dmt7623.dtsi226 topckgen: syscon@10000000 { label
227 compatible = "mediatek,mt7623-topckgen",
228 "mediatek,mt2701-topckgen",
278 clocks = <&topckgen CLK_TOP_MM_SEL>,
279 <&topckgen CLK_TOP_MFG_SEL>,
280 <&topckgen CLK_TOP_ETHIF_SEL>;
424 clocks = <&topckgen CLK_TOP_PWM_SEL>,
488 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
489 <&topckgen CLK_TOP_SPI0_SEL>,
553 <&topckgen CLK_TOP_FLASH_SEL>;
[all …]
Dmt8135.dtsi127 topckgen: topckgen@10000000 { label
128 compatible = "mediatek,mt8135-topckgen";
/Linux-v5.10/Documentation/devicetree/bindings/spi/
Dspi-slave-mt27xx.txt13 - assigned-clocks: it's mux clock, should be <&topckgen CLK_TOP_SPISLV_SEL>.
16 - <&topckgen CLK_TOP_UNIVPLL1_D2>: specify parent clock 312MHZ.
18 - <&topckgen CLK_TOP_UNIVPLL1_D4>: specify parent clock 156MHZ.
19 - <&topckgen CLK_TOP_UNIVPLL2_D4>: specify parent clock 104MHZ.
20 - <&topckgen CLK_TOP_UNIVPLL1_D8>: specify parent clock 78MHZ.
30 assigned-clocks = <&topckgen CLK_TOP_SPISLV_SEL>;
31 assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL1_D2>;
Dspi-mt65xx.txt28 - <&topckgen CLK_TOP_SYSPLL3_D2>: specify parent clock 109MHZ.
30 - <&topckgen CLK_TOP_SYSPLL4_D2>: specify parent clock 78MHZ.
31 - <&topckgen CLK_TOP_UNIVPLL2_D4>: specify parent clock 104MHZ.
32 - <&topckgen CLK_TOP_UNIVPLL1_D8>: specify parent clock 78MHZ.
33 The second should be <&topckgen CLK_TOP_SPI_SEL>. It's clock mux.
59 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
60 <&topckgen CLK_TOP_SPI_SEL>,
/Linux-v5.10/Documentation/devicetree/bindings/net/
Dmediatek-dwmac.txt71 <&topckgen CLK_TOP_ETHER_125M_SEL>,
72 <&topckgen CLK_TOP_ETHER_50M_SEL>,
73 <&topckgen CLK_TOP_ETHER_50M_RMII_SEL>;
74 assigned-clocks = <&topckgen CLK_TOP_ETHER_125M_SEL>,
75 <&topckgen CLK_TOP_ETHER_50M_SEL>,
76 <&topckgen CLK_TOP_ETHER_50M_RMII_SEL>;
77 assigned-clock-parents = <&topckgen CLK_TOP_ETHERPLL_125M>,
78 <&topckgen CLK_TOP_APLL1_D3>,
79 <&topckgen CLK_TOP_ETHERPLL_50M>;
Dmediatek,star-emac.yaml76 clocks = <&topckgen CLK_TOP_RG_ETH>,
77 <&topckgen CLK_TOP_66M_ETH>,
78 <&topckgen CLK_TOP_133M_ETH>;
/Linux-v5.10/Documentation/devicetree/bindings/soc/mediatek/
Dscpsys.txt67 <&topckgen CLK_TOP_MM_SEL>;
68 <&topckgen CLK_TOP_VENC_SEL>,
69 <&topckgen CLK_TOP_VENC_LT_SEL>;
/Linux-v5.10/Documentation/devicetree/bindings/mmc/
Dmtk-sd.txt64 <&topckgen CLK_TOP_MSDC50_0_H_SEL>;
69 assigned-clocks = <&topckgen CLK_TOP_MSDC50_0_SEL>;
70 assigned-clock-parents = <&topckgen CLK_TOP_MSDCPLL_D2>;
/Linux-v5.10/Documentation/devicetree/bindings/usb/
Dmediatek,mtu3.txt84 clocks = <&topckgen CLK_TOP_USB30_SEL>, <&clk26m>,
104 clocks = <&topckgen CLK_TOP_USB30_SEL>, <&clk26m>;

123