Home
last modified time | relevance | path

Searched +full:100 +full:mbit (Results 1 – 25 of 77) sorted by relevance

1234

/Zephyr-latest/dts/bindings/ethernet/
Datmel,gmac-common.yaml40 default: 100
42 This specifies maximum speed in Mbit/s supported by the device. The
43 gmac driver supports 10Mbit/s and 100Mbit/s. Using 100, as default
44 value, enables driver to configure 10 and 100Mbit/s speeds.
Dsnps,dwcxgmac.yaml31 - 100
36 This specifies maximum speed in Mbit/s supported by the device. The
37 xgmac driver supports 10Mbit/s, 100Mbit/s, 1000Mbit/s, and 2500Mbit/s. Using 1000,
38 as default value, enables driver to configure 10 and 100Mbit/s speeds.
39 2500Mbit/s speed can be used only with Soft PCS. When selected driver assumes
41 selected as gmii when 2500Mbit/s speed is selected.
/Zephyr-latest/drivers/ethernet/phy/
Dphy_dm8806_priv.h9 /* 10 Mbit/s transfer with half duplex mask. */
11 /* 10 Mbit/s transfer with full duplex mask. */
13 /* 100 Mbit/s transfer with half duplex mask. */
15 /* 100 Mbit/s transfer with full duplex mask. */
28 /* 10 Mbit/s transfer speed with half duplex. */
30 /* 10 Mbit/s transfer speed with full duplex. */
32 /* 100 Mbit/s transfer speed with half duplex. */
34 /* 100 Mbit/s transfer speed with full duplex. */
145 * 100M link fail - LED off
146 * 100M link ok and no TX/RX activity - LED on
[all …]
/Zephyr-latest/include/zephyr/dt-bindings/i2c/
Di2c.h9 #define I2C_BITRATE_STANDARD 100000 /* 100 Kbit/s */
11 #define I2C_BITRATE_FAST_PLUS 1000000 /* 1 Mbit/s */
12 #define I2C_BITRATE_HIGH 3400000 /* 3.4 Mbit/s */
13 #define I2C_BITRATE_ULTRA 5000000 /* 5 Mbit/s */
/Zephyr-latest/doc/connectivity/networking/api/
Dethernet.rst26 * 10, 100 and 1000 Mbit/sec links
/Zephyr-latest/drivers/ethernet/
Dphy_xlnx_gem.c54 k_busy_wait(100); in phy_xlnx_gem_mdio_read()
87 k_busy_wait(100); in phy_xlnx_gem_mdio_read()
133 k_busy_wait(100); in phy_xlnx_gem_mdio_write()
168 k_busy_wait(100); in phy_xlnx_gem_mdio_write()
415 /* + 100 MBit/s, full duplex */ in phy_xlnx_gem_marvell_alaska_cfg()
417 /* + 10 MBit/s, full duplex */ in phy_xlnx_gem_marvell_alaska_cfg()
421 /* Advertise 100 MBit/s, full duplex */ in phy_xlnx_gem_marvell_alaska_cfg()
424 /* + 10 MBit/s, full duplex */ in phy_xlnx_gem_marvell_alaska_cfg()
428 /* Advertise 10 MBit/s, full duplex */ in phy_xlnx_gem_marvell_alaska_cfg()
436 /* + 100 MBit/s, half duplex */ in phy_xlnx_gem_marvell_alaska_cfg()
[all …]
/Zephyr-latest/boards/gaisler/generic_leon3/doc/
Dindex.rst66 40000000 text 16.2kB / 16.2kB [===============>] 100%
67 400040A8 initlevel 40B [===============>] 100%
68 400040D0 rodata 484B [===============>] 100%
69 400042B4 datas 20B [===============>] 100%
70 400042C8 sw_isr_table 256B [===============>] 100%
71 400043C8 devices 36B [===============>] 100%
72 Total size: 16.98kB (1.91Mbit/s)
/Zephyr-latest/include/zephyr/net/
Dphy.h37 /** 100Base-T Half-Duplex */
39 /** 100Base-T Full-Duplex */
70 * @brief Check if phy link speed is 100 Mbit/sec.
74 * @return True if link is 1 Mbit/sec, false if not.
/Zephyr-latest/boards/96boards/avenger96/doc/
Dindex.rst23 - Ethernet: 10/100/1000 Mbit/s, IEEE 802.3 Compliant
93 - 6 × I2C FM+ (1 Mbit/s, SMBus/PMBus)
94 - 4 × UART + 4 × USART (12.5 Mbit/s, ISO7816 interface, LIN, IrDA, SPI slave)
95 - 6 × SPI (50 Mbit/s, including 3 with full duplex I2S audio class accuracy)
103 - 10/100M or Gigabit Ethernet GMAC (IEEE 1588v2 hardware, MII/RMII/GMII/RGMI)
/Zephyr-latest/boards/gaisler/gr716a_mini/doc/
Dindex.rst147 31000000 text 16.2kB / 16.2kB [===============>] 100%
148 300040A8 initlevel 40B [===============>] 100%
149 300040D0 rodata 484B [===============>] 100%
150 300042B4 datas 20B [===============>] 100%
151 300042C8 sw_isr_table 256B [===============>] 100%
152 300043C8 devices 36B [===============>] 100%
153 Total size: 16.98kB (1.91Mbit/s)
/Zephyr-latest/boards/st/stm32l476g_disco/doc/
Dindex.rst33 - 128-Mbit Quad-SPI Flash memory
49 - Ultra-low-power with FlexPowerControl (down to 130 nA Standby mode and 100 uA/MHz run mode)
50 - Core: ARM |reg| 32-bit Cortex |reg|-M4 CPU with FPU, frequency up to 80 MHz, 100DMIPS/1.25DMIPS/M…
56 - Internal multispeed 100 kHz to 48 MHz oscillator, auto-trimmed by
84 - 3x I2C FM+(1 Mbit/s), SMBus/PMBus
/Zephyr-latest/boards/st/stm32f413h_disco/doc/
Dindex.rst23 - 128 Mbit Quad-SPI Nor Flash
24 - 8 Mbit 16-bit wide PSRAM
49 - 100 MHz max CPU frequency
122 as well as main PLL clock. By default System clock is driven by PLL clock at 100MHz,
/Zephyr-latest/boards/nxp/imx95_evk/doc/
Dindex.rst37 at 100 Mbit/s or 1000 Mbit/s
41 - Supports 100 Mbit/s or 1000 Mbit/s RGMII Ethernet with one RJ45
/Zephyr-latest/boards/st/stm32l496g_disco/doc/
Dindex.rst17 - 8 Mbit-PSRAM
19 - 64 Mbit-Quad-SPI Flash
51 100DMIPS/1.25DMIPS/MHz (Dhrystone 2.1)
58 - Internal multispeed 100 kHz to 48 MHz oscillator, auto-trimmed by
96 - 4x I2C FM+(1 Mbit/s), SMBus/PMBus
/Zephyr-latest/boards/alientek/pandora_stm32l475/doc/
Dindex.rst24 - 128-Mbit Quad-SPI Flash memory
41 - Ultra-low-power with FlexPowerControl (down to 130 nA Standby mode and 100 uA/MHz run mode)
42 - Core: ARM |reg| 32-bit Cortex |reg|-M4 CPU with FPU, frequency up to 80 MHz, 100DMIPS/1.25DMIPS/M…
48 - Internal multispeed 100 kHz to 48 MHz oscillator, auto-trimmed by
74 - 3x I2C FM+(1 Mbit/s), SMBus/PMBus
/Zephyr-latest/boards/st/b_l4s5i_iot01a/doc/
Dindex.rst29 - 64-Mbit Quad-SPI Flash memory
47 - Ultra-low-power with FlexPowerControl (down to 130 nA Standby mode and 100 uA/MHz run mode)
48 - Core: ARM |reg| 32-bit Cortex |reg|-M4 CPU with FPU, frequency up to 120 MHz, 100DMIPS/1.25DMIPS/…
54 - Internal multispeed 100 kHz to 48 MHz oscillator, auto-trimmed by
81 - 4x I2C FM+(1 Mbit/s), SMBus/PMBus
/Zephyr-latest/dts/bindings/i2c/
Datmel,sam-i2c-twim.yaml9 of up to 3.4 Mbit/s, based on a byte-oriented transfer format. The TWIM is
200 - 4 # 100
/Zephyr-latest/boards/olimex/olimex_esp32_evb/doc/
Dindex.rst7 Espressif ESP32-WROOM-32E/UE module. It has a wired 100Mbit/s Ethernet Interface,
21 - 100Mbit/s Ethernet interface, Microchip LAN8710A PHY.
/Zephyr-latest/boards/st/disco_l475_iot1/doc/
Dindex.rst14 - 64-Mbit Quad-SPI (Macronix) Flash memory
43 - Ultra-low-power with FlexPowerControl (down to 120 nA Standby mode and 100 uA/MHz run mode)
44 - Core: ARM |reg| 32-bit Cortex |reg|-M4 CPU with FPU, frequency up to 80 MHz, 100DMIPS/1.25DMIPS/M…
50 - Internal multispeed 100 kHz to 48 MHz oscillator, auto-trimmed by
77 - 3x I2C FM+(1 Mbit/s), SMBus/PMBus
/Zephyr-latest/boards/st/stm32mp157c_dk2/doc/
Dstm32mp157_dk2.rst96 - 6 × I2C FM+ (1 Mbit/s, SMBus/PMBus)
97 - 4 × UART + 4 × USART (12.5 Mbit/s, ISO7816 interface, LIN, IrDA, SPI slave)
98 - 6 × SPI (50 Mbit/s, including 3 with full duplex I2S audio class accuracy)
106 - 10/100M or Gigabit Ethernet GMAC (IEEE 1588v2 hardware, MII/RMII/GMII/RGMI)
/Zephyr-latest/boards/st/stm32h745i_disco/
Dstm32h745i_disco_stm32h745xx_m7.dts40 reg = <0xd0000000 DT_SIZE_M(16)>; /* 128Mbit */
262 power-up-delay = <100>;
/Zephyr-latest/boards/nxp/mimxrt1160_evk/doc/
Dindex.rst21 - 512 Mbit SDRAM
22 - 128 Mbit QSPI Flash
23 - 512 Mbit Octal Flash
32 - 10/100 Mbit/s Ethernet PHY
33 - 10/100/1000 Mbit/s Ethernet PHY
/Zephyr-latest/boards/st/stm32f412g_disco/doc/
Dindex.rst23 - 128 Mbit Quad-SPI Nor Flash
48 - 100 MHz max CPU frequency
123 as well as main PLL clock. By default System clock is driven by PLL clock at 100MHz,
/Zephyr-latest/boards/st/stm32f769i_disco/doc/
Dindex.rst28 - 512-Mbit Quad-SPI Flash memory
29 - 128-Mbit SDRAM
75 - 10/100 Ethernet MAC with dedicated DMA: supports IEEE 1588v2 hardware, MII/RMII
/Zephyr-latest/boards/st/nucleo_wba52cg/doc/
Dnucleo_wba52cg.rst45 core. They operate at a frequency of up to 100 MHz.
74 from flash memory (frequency up to 100 MHz, 150 DMIPS)
92 - 1 MB flash memory with ECC, including 256 Kbytes with 100 cycles
104 - Two I2C Fm+ (1 Mbit/s), SMBus/PMBus®
206 as well as main PLL clock. By default System clock is driven by HSE+PLL clock at 100MHz.

1234